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Over the last two decades grid-interactive inverters have emerged as an essential 
component to merge distributed generation (DG) into electrical grids, configured as both 
grid-connected and standalone structures. These systems operate in two modes; grid-
following and grid-forming. For grid-following inverters, the closed loop current 
regulator and synchronisation unit are the two important components. However these 
components require careful tuning to achieve stable operation. In addition, a complex 
control structure is often required to accommodate grid imbalance and distortion. For 
standalone or grid-forming inverters, the control of parallel-connected grid-forming 
inverters poses more challenges. Until now, multiloop droop-based voltage-controlled 
strategies have been the main approach proposed to achieve parallel inverter operation in 
an islanded microgrid. However, the efficacy of such strategies is still under investigation, 
particularly since the droop response of a DG inverter is an artificial response that mimics 
the natural response of a rotating machine. 
The synchronisation unit, typically the phase locked loop (PLL) is essential for both 
grid-connected and standalone inverters to accurately estimate the grid phase angle and 
frequency. Its implementation and performance have been widely discussed in the 
literature; with the unanimous conclusion that a trade-off between the PLL dynamic 
response and disturbance rejection is required for a standard system. While complex 
synchronisation techniques have been developed to overcome these limitations, they 
introduce practical implementation issues, consequently leading to a more complicated 
overall control structure with potential stability issues.  
This thesis now explores an integrated self-synchronising control strategy for grid-
interactive inverters that has simplicity and excellent robustness to adverse grid 
conditions compared to the traditional multi-loop control strategies. The first part of the 
thesis focuses on grid-connected inverter operation using a stationary frame Proportional 
 iv 
Resonant (PR) current regulator with harmonic compensators (HC). To begin, the 
limitation of a standard PLL for direct synchronisation using voltage sensors is 
investigated for an inductive (L) filtered system, illustrating the trade-off between the 
synchronisation dynamic response and disturbance rejection. The principles of self-
synchronisation, which synchronises the PLL to the resonant regulator modulation 
command instead of the measured grid voltage, are established, and the benefits of the 
approach are demonstrated. 
Next, the thesis extends the self-synchronising approach to an inductive-capacitive-
inductive (LCL) filtered system. The limitation of a voltage-sensing high bandwidth PLL 
for an LCL filtered system using inverter-side current regulation is demonstrated under 
distorted grid conditions. A novel control strategy based on the self-synchronising 
approach is then proposed to achieve indirect grid current regulation with high 
disturbance rejection under distorted grid conditions, using only the inverter-side 
currents. The thesis continues by enhancing the self-synchronising control strategy for 
unbalanced grid conditions. It first shows the effect of the self-synchronising control 
strategy under unbalanced grid conditions and then develops a simple approach to achieve 
accurate synchronisation, current regulation and robustness even under extreme 
unbalanced grid conditions. 
The thesis then identifies that the PLL within the self-synchronising approach can 
be eliminated and proposes instead a self-synchronising current control strategy with 
integrated frequency tracking. The self-synchronising principle is developed in detail and 
synchronisation without a PLL is demonstrated with its bandwidth solely dependent on 
the PR current regulator bandwidth. The outcome is an integrated self-synchronising 
current control strategy for grid-connected inverters which is fast, simple and robust 
against distorted grid voltages and varying grid frequency. 
The final part of the thesis looks at grid-forming inverter operation. A new control 
approach which utilizes the PR controller intrinsic droop response is proposed to achieve 
power sharing with voltage and current loop control and a PLL. This intrinsic droop 
mechanism is then explained. Finally, the self-synchronsing approach is incorporated into 
the PR voltage controller to achieve a self-synchronising controller for an islanded 
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Since the beginning of the 20th century, the generation of electrical energy in 
electrical power grids has been primarily by means of rotating machine-based generators 
driven by prime movers such as gas turbines, hydro turbines, and steam turbines. The 
electricity generated is transmitted via high voltage transmission lines and then stepped 
down to a suitable level to be distributed to consumers. The principle of this centralized 
electrical power grid is to provide a continuous electricity supply, based on a one-way 
energy flow from the generation level, across the transmission level and down through 
the distribution level for consumer use. 
With the conventional electrical grid now undergoing a paradigm shift towards 
Smart Electricity Grids, DG units based on renewable energy ranging from photovoltaic 
(PV) systems, wind turbines, fuel cells and microturbines have been gradually 
incorporated into the grid to meet the competing demands of increasing electrical 
consumption, depletion of fossil fuels and raised environmental awareness. While low 
penetration levels of renewable energy DG units in their early adoption has not 
significantly affected the grid performance, high penetration levels of DG units based on 
renewable energy sources in recent years have begun to challenge conventional grid 
operating principles. 
Grid-connected converters are used to interface renewable and DG sources to the 
utility grid. Typically these converters require a two stage control process, a current 
controller that regulates the current injected into the grid and a separate synchronisation 
stage that estimates the frequency and phase of the grid voltage at the point of common 
 2 
coupling (PCC) to create the current regulator references. As these converters are now 
increasingly being required to contribute to grid support and stability during abnormal 
grid conditions, the robustness of the control process is becoming of critical concern. 
Current regulation is most often implemented using linear current regulators 
because of their fixed switching frequency. This is achieved either in the synchronous or 
the stationary frame of reference. The PR controller in the stationary frame provides 
exceptional current regulation with minimal reference frame transformations due to its 
AC infinite gain around the resonant frequency. Hence it can be directly applied to the 
time-varying currents. Its ability to regulate both the positive and negative sequence 
current components makes it even more attractive as this further reduces the complexity 
in its implementation. Furthermore, in the presence of grid harmonics, cascaded harmonic 
compensators can be directly added to the current controller to regulate each harmonic 
current to zero. However, the performance of such current controllers is still reliant on 
the phase and frequency estimation of the synchronisation strategy.  
The conventional synchronisation approach is to use a PLL in the synchronous 
reference frame which measures the grid voltage PCC. However, the basic synchronous 
reference frame phase locked loop (SRF-PLL) is unable to meet practical grid conditions, 
which include distortion and imbalance, without significantly reducing its bandwidth. 
Various forms of PLL have been proposed in the literature in an effort to improve the 
synchronisation performance in the event of grid disturbances. However, all these 
approaches complicate the practical implementation of current regulators and increase the 
computational burden. 
An alternative approach to the conventional voltage measured synchronisation is 
sensorless synchronisation. This is achieved by recognizing that the modulation 
command of the current regulator is effectively in phase with the grid voltage. Hence, 
estimating the phase of the modulation command allows the inverter to indirectly 
synchronise to the grid. Numerous sensorless approaches based on observers and virtual 
flux have been reported. However, their implementation is equally if not more complex 
than traditional grid voltage synchronisation to achieve robust synchronisation 
performance under unbalanced and distorted grid conditions, even if they offer the cost 
benefit of eliminating voltage sensors. 
With growing complexity in the control of grid-connected converters, further 
research is needed to develop a more efficient way of controlling these systems to provide 
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accurate and high quality current regulation with a fast and robust synchronisation even 
under adverse grid conditions, while still maintaining simplicity of implementation. 
 
The aim of this research is to devise enhanced control strategies with minimal 
complexity for both grid-connected and grid-forming inverters in the stationary frame of 
reference that is robust against adverse grid conditions. The detailed research objectives 
of this thesis are as follows: 
1. To enhance the bandwidth of conventional grid voltage synchronisation. 
The dual second order generalized integrator phase locked loop (DSOGI-PLL) is 
an established synchronisation approach that allows accurate phase and frequency 
tracking under grid distortion. However, the PLL bandwidth in this approach is limited 
due to its dependency between the DSOGI filter and PLL. This thesis enhances the 
conventional DSOGI-PLL by eliminating this dependency. 
2. To investigate the limitations of standard PLL grid synchronisation and self-
synchronisation for grid-connected inverters. 
Fast, accurate and robust grid synchronisation under various grid conditions is 
crucial for stable operation of grid-following inverters. This thesis investigates the 
limitations of the standard SRF-PLL grid synchronisation strategy and identifies benefits 
of self-synchronisation using a PR current regulator. 
3. To explore the full potential of a PR stationary frame current regulator for grid-
connected inverters under different filter configurations and grid conditions. 
Two important stages of grid-connected inverters are current regulation and grid 
synchronisation. Under different types of filter configurations and grid conditions, 
complex current regulation and grid synchronisation strategies are often used to enhance 
their performance, which question their practical viability. This thesis identifies the full 
potential of the PR stationary frame current regulator to self-synchronise and achieve 




4. To use the interaction of a PR stationary frame voltage regulator with a PLL 
grid synchronisation for a single phase islanded microgrid system to achieve 
equal power sharing among DG units under various loading conditions. 
The conventional power sharing control of islanded microgrid systems requires 
complex multilevel control structures to achieve equal sharing and fast response under 
various loading conditions. This thesis uses the interaction of a PR stationary frame 
voltage regulator with a PLL to enhance the performance of islanded microgrids under 
various loading conditions with minimal complexities. 
 
This thesis is organised in ten chapters as follows: 
Chapter 1 (this chapter) provides an overview and context of this research work 
and presents the objectives, contributions and the structure of the thesis.  
Chapter 2 presents the literature related to the area of research. Literature related 
to the operation and control of grid-following inverters for DG systems are reviewed. The 
emphasis here is on the low-level control which includes current regulation, grid 
synchronisation techniques and their interactions. In addition, various applications of the 
resonant filters are reviewed.  
Chapter 3 proposes an enhanced DSOGI-PLL for direct measurement grid 
synchronisation. The strategy identifies that the error produced when the input frequency 
of the DSOGI is unequal to the center frequency can be reconstructed using the internal 
variables of the DSOGI with an added filtering benefit. Using this error as a feedforward 
term on the DSOGI output decouples the frequency dependence of the DSOGI to the 
PLL.  The end result is a high bandwidth DSOGI-PLL that achieves excellent 
performance compared to a traditional DSOGI-PLL of the same bandwidth.    
Chapter 4 explores the bandwidth limitation of direct measurement grid voltage 
synchronisation and proposes an alternative self-synchronisation strategy for a stationary 
frame current regulator with resonant harmonic compensators for grid-connected 
inverters. The self-synchronising operating principle is then established, and the inherent 
filtering capability of the approach is identified allowing it to achieve a superior 
synchronisation performance compared to the direct measurement grid voltage 
synchronisation, with minimal complexity. 
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Chapter 5 first provides an overview of standard grid-side current feedback (GCF) 
and inverter-side current feedback (ICF) control for LCL grid-connected inverters. The 
chapter then utilises the self-synchronisation operating principle from Chapter 4 to 
formulate the filter capacitor current of an LCL filter system. Consequently, a new self-
synchronising control strategy for LCL grid-connected inverters is developed using only 
the inverter-side current measurements. It is identified that the proposed strategy 
preserves the inherent damping characteristics of ICF control, achieves excellent grid-
side current regulation and current harmonic attenuation, and accurately synchronises to 
the unbalanced grid at a high PLL bandwidth.  
Chapter 6 explores operation of the self-synchronising LCL filtered inverter from 
Chapter 5 under unbalanced grid conditions where the SOGI resonator output sequence 
components from the stationary frame current control are identified. A positive and 
negative sequence component extraction is then formulated to accommodate the self-
synchronising control strategy under unbalanced grid conditions. 
Chapter 7 shows how the SOGI resonator outputs can be directly used to 
approximate the grid phase angle. Consequently, a novel self-synchronising control 
strategy with integrated frequency tracking is developed in this chapter, avoiding the use 
of a PLL, to achieve excellent current regulation and grid synchronisation.  
Chapter 8 presents a control strategy for single-phase grid-forming inverters which 
exploits the phase error of the SOGI in a PR voltage controller and eliminates the outer 
power sharing control loop. The control strategy combines the intrinsic response of the 
PR controller with a SOGI-PLL and standard UPS control schemes to achieve high 
quality voltage regulation with autonomous power sharing under various load conditions. 
A detailed explanation of the sharing mechanism of the PR voltage regulator from a 
virtual impedance perspective is provided. 
Chapter 9 provides a description of the PSIM full-switched simulation models and 
the experimental setups used to generate the simulation and experimental results in this 
thesis. 
Chapter 10 concludes the thesis providing closure and suggestions for future 
research in this area. 
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This thesis presents several original and innovative contributions for the grid 
synchronisation of grid-following DG systems, control of grid-forming DG systems in a 
microgrid under linear and non-linear loads, and closed loop current control of grid-
following DG systems with different filter configurations under balanced, unbalanced and 
distorted grid conditions. The contributions of this thesis are based on a stationary frame 
resonant current regulator. 
The first contribution (Chapter 3) is an enhanced DSOGI-PLL to achieve an 
improved bandwidth of the PLL by decoupling the DSOGI filters from the PLL using a 
reconstructed phase error feedforward approach obtained from the DSOGI internal 
variables.  
The second contribution (Chapter 4) is the consolidation of principles of self-
syncrhonisation for three-phase stationary frame resonant current regulators. 
Conventional PLLs using measured voltages have bandwidth limitations. Self-
synchronising to the resonant controller modulation command allows this PLL bandwidth 
to be significantly improved. This contribution presents a coherent framework for self-
synchronisation as the basis for the contributions that follow. 
The third contribution (Chapter 5) is the development of a new self-
synchronising control for LCL grid-connected inverters using only the inverter-side 
current feedback (ICF) control under distorted grid conditions. A novel technique is 
established which inherently estimates the capacitor current of the LCL filter, which is 
used as a feedforward term to indirectly regulate the grid-side current. The resulting 
strategy effectively regulates the grid-side current and achieves fast synchronisation 
under distorted grid conditions, while retaining the inherent damping of ICF control with 
minimal complexity. 
The fourth contribution (Chapter 6) is the extension of the novel self-
synchronising strategy for LCL grid-connected inverters to unbalanced grid conditions. 
The approach uses the internal variables of the resonant regulator to extract the positive 
sequence components and self-synchronises to them. The result is a simple but robust 
self-synchronising strategy which rapidly synchronises to an unbalanced grid using only 
the inverter-side current sensors. 
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The fifth contribution (Chapter 7) further extends the self-synchronising strategy 
to eliminate the need for a PLL while still tracking grid frequency variations. The new 
strategy internally tracks grid frequency variation, rides through grid phase transients and 
rapidly self-synchronises to the grid without a PLL. The outcome is a robust and simple 
control for grid-connected inverters that maintains excellent current regulation under 
varying grid frequencies and in the presence of grid distortion. 
The sixth contribution (Chapter 8) extends the self-synchronising concept to an 
islanded microgrid. A new voltage regulation strategy for a single phase DG system in an 
islanded microgrid configuration is presented where UPS control concepts for nonlinear 
loads are combined with a virtual impedance feedback and a PR voltage regulator that 
self-synchronises to its own regulated voltage. This achieves simple autonomous sharing 
between DG units under linear and nonlinear load conditions.   
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The control of DG systems particularly current regulation and grid synchronisation 
has been a recent research topic of major interest for several decades, with a focus on 
power quality, stability and robustness under adverse grid conditions. The material 
presented in this chapter reviews this research in three stages. Firstly, an overview of a 
DG system and its filter configurations is presented, together with a review of resonant 
current regulation and a summary of the variations and advancements that have been 
achieved. From this summary, it is identified that the resonant regulator is an excellent 
current regulator in the presence of grid harmonics but is sensitive to frequency variations. 
Then, advancements in grid synchronisation techniques are reviewed. From this review, 
it is identified that these advancements usually lead to a substantial increase in complexity 
in the development of grid synchronisation. Furthermore, most studies of advanced grid 
synchronisation in the literature have been done independently of the current regulator. 
Finally, the functions of the resonant controller structure used on both grid 
synchronisation and current regulation in different applications are reviewed. From this 
review, it is identified that using the resonant current regulator to achieve the functions 
of a separate grid synchroniser, has not yet been fully exploited.  
 
The recognition over the last few decades of limited fossil fuel resources such as 
natural gas and coal used in conventional centralized power generation, has led mankind 
to recently seek alternative sustainable solutions for electricity generation. Furthermore, 
since fossil fuel-based power generation is now accepted to release harmful CO2 and 
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greenhouse gas emissions into the environment, its utilization in the long run may well 
create more harm than good. Consequently, considerable effort is currently being invested 
to merge and exploit renewable energy resources such as solar photovoltaics (PVs), wind, 
hydropower, tidal energy and biomass. The integration of these renewable energy 
resources is typically achieved using DG systems.  
 In contrast to the structure of conventional centralized power generation, DG 
systems operate in a more decentralized manner using small-scale technologies at the end 
consumer level. Figure 2.1 shows an overview of a DG system which connects between 
generator-side sources and the grid-side electrical network. Power electronics converters 
bridge these two sides, and are the essential key components that allow renewable-based 
DG resources to merge with the utility grid. The control structure for DG system typically 
comprises three layers, as shown in Figure 2.1: 
 A lower control level which includes the basic control functions such 
current/voltage regulation and grid synchronisation.  
Figure 2.1. Overview of DG system. 
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 An intermediate layer which performs functions such as grid support, fault ride 
through, power limiting, anti-islanding and maximum power point tracking 
(MPPT). 
 A high control level which involves management of the DG system for 
functions like energy storage, protection and black start. 
The distributed generator-side in Figure 2.1 is responsible for extracting maximum 
power from the DG source and the exchange of power between this source and the power 
electronic converter. Typically, AC/DC power electronic converters are employed for 
wind generation while DC/DC power electronic converters are more commonly used for 
PV systems. The grid-side involves the exchange of power between the power electronic 
converter and the electrical grid, and almost invariably uses a DC/AC power electronic 
converter. In this context, this element is usually called a grid-connected inverter [7, 8]. 
 
Figure 2.2 shows the topology of the grid-connected inverters that used to interface 
DG system to the electrical grid. The VSI structure used for single-phase integration is 
shown in Figure 2.2(a), commonly known as a H-bridge, and is made up of two phase 
legs. Each phase leg consists of two power switches and two anti-parallel diodes. A grid-
side switched voltage of either +Vdc and -Vdc is generated on the outputs of the phase 
legs, while the DC-link bus is connected to the distributed generator-side converter. For 
a three-phase inverter, an additional phase leg is connected in parallel to form a total of 
three phase legs as shown in Figure 2.2(b). These structures each form a two-level voltage 














Figure 2.2. Grid-connected inverter topology (a) single phase (H-bridge) (b) three-phase 
voltage source inverter. 
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In accordance with the IEEE-519 standard, the injected current total harmonic 
distortion (THD) into the grid must be less than 5% [9]. While grid-connected inverters 
controlled by Pulse Width Modulation (PWM) are the primary approach to integrate 
renewable energy resources, the harmonics caused by PWM would create power quality 
issues and violate these standards. In order to reduce these switching harmonics, passive 
filters are installed between the grid-connected inverter and the utility grid. Figure 2.3 
shows the common filter configurations used for grid-connected inverter.  
The L-type filter configuration in Figure 2.3(a) is the simplest form of filter 
structure providing satisfactory current harmonics suppression. On one hand, the L-type 
filter forms a first order system of the overall grid-connected inverter structure which 
simplifies its control design and stability analysis. Hence it is widely used for such 
purposes [10, 11]. On the other hand, its bulky inductors and poor high-frequency 
attenuation makes it less attractive from a practical standpoint. 
Figure 2.3(b) shows an inductive-capacitive (LC)-type filter configuration which 
provides twice the harmonic attenuation of an L-type filter [12]. This configuration is 
commonly used in standalone inverters where the voltage across the capacitor is regulated 
to be the target output voltage [12, 13]. Figure 2.3(c) shows an LCL-type filter 
configuration which forms a third order system. LCL filtered systems generally require 
additional current sensors and a more complex current control strategy to maintain 
stability since they are more susceptible to resonance because of the damping 
characteristics of the system [14, 15]. However, the LCL filter provides superior harmonic 
attenuation with lower inductor and capacitor values compared to both the L and LC filter 
configuration, especially in the high-frequency range [16]. Consequently, it is the 
preferred filter configuration for practical grid applications. Literature related to LCL 
filtered grid-connected inverters has been extensive in the past decade focusing on their 







Figure 2.3. Filter configuration (a) L filter (b) LC filter (c) LCL filter. 
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With increasing penetration levels of renewable energy resources, stringent grid 
codes are imposed on the operation of grid-connected systems to ensure reliable operating 
conditions of the power system [9, 19]. Hence, it is imperative that the design and 
operation of grid-connected inverters comply to these standards. The low-level control of 
grid-connected inverters, primarily current regulation and grid synchronisation plays a 
vital role in maintaining a reliable and stable operation whilst complying to the standards.  
This level of control has been extensively investigated in the literature, seeking to 
improve inverter performance based on the following key features [8, 20, 21]: 
 High quality current outputs. 
 Fast dynamic response  
 Resilience towards grid faults. 
 Accurate and robust grid synchronisation. 
Figure 2.4 shows the general configuration of a three phase grid-connected system 
with low level control which has been the definitive grid-side structure used in the 
literature. A constant DC voltage source is used to supply the three phase VSI which feeds 
into either an L or an LCL filter. The outputs of these filters then connect to the utility 
grid at the point of common coupling (PCC). The low-level control structure consists of 
a grid synchronisation unit, a closed loop current controller and a pulse width modulator. 
The work reported in this thesis is based on this general grid-connected system structure.  
 
PWM is the most common approach to control the phase leg switching of voltage 
source inverters (VSIs) and has been the definitive technique over the last several decades 
[8, 22, 23]. Its principle is to generate a train of switched pulses containing the low 
fundamental frequency component by controlling the duty cycle (ON time) of each switch 
at a high switching frequency. Various modulation strategies which aim to minimize 
switching losses and unwanted harmonic distortion by modifying the switching processes 
have been proposed over the years, and are well established [23].  
Naturally sampled sine-triangle PWM is the primary PWM strategy for two level 
voltage source inverters. It operates by comparing the modulation command which is a 
low fundamental frequency sinusoidal reference signal against a high frequency 
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triangular carrier. When the modulation command is greater than the carrier signals, the 
upper switch of the VSI phase leg is turned on, the lower switch is turned off and the VSI 
phase leg output switches to the upper DC bus voltage. Conversely, when the modulation 
command is less than the carrier signals, the VSI phase leg switches to the lower DC bus 
voltage. To prevent current shoot through and short circuiting across the input voltage 
source, the switching for both the upper and lower switches of each phase leg are made 
complementary. 
A major limitation of naturally sampled sine-triangle PWM is its complex 
implementation in a digital modulation system [23]. Hence, regular sampled sine-triangle 
PWM is preferred which applies a “sample and hold” approach to the modulation 
command during each carrier interval and then compares it against the carrier waveform 
to generate the switching pulses. Regular sampled PWM can be either symmetrical by 
sampling at either the positive or negative peak of the carrier and holding the modulation 
command constant for each carrier interval, or asymmetrical by resampling every half 
carrier interval at both the positive and the negative peaks of the carrier. From the various 
forms of PWM techniques available, Holmes et al [23] has analytically compared each of 
these techniques in terms of harmonic performance, to determine that the asymmetrical 
regular sampled PWM is the most effective form of PWM. Hence, it is considered to be 






















Figure 2.4. Generic grid-connected inverter and control topology. 
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For a single-phase VSI, three-level double edged asymmetrically sampled PWM 
provides the optimum harmonic performance. This is implemented by using a common 
triangular carrier with the two phase leg modulation commands displaced by 180⁰. In this 
way, the main carrier harmonics are cancelled leading to significant reduction in WTHD 
[23]. For a three-phase VSI, the optimum harmonic performance is achieved by 
employing a separate modulation command per-phase with a 120⁰ displacement between 
each phase and injecting a common mode voltage offset into the three phase modulation 
commands to increase the linear gain region, as shown in Figure 2.5. This common mode 
voltage offset can be calculated using: 
 max( ) min( )
2
a b c a b c
off
m m m m m mm        (2.1) 
The offset allows equal switching time for the zero voltage states between each 
switching interval and increases the maximum modulation depth from 1.0 to 1.15 [23]. 
This approach essentially achieves the same harmonic performance as space vector 
modulation (SVM) which is another commonly used approach for a three-phase VSI [23]. 
SVM implementation in a digital system is however usually more complicated. Hence for 
this thesis, carrier-based PWM with a common mode voltage offset is used. 
 
The quality of energy conversion for a VSI depends highly on the performance of 
the current regulator, with the current regulation process being responsible for high 
quality current injection and over-current protection [20]. Typically, current regulation 
can be categorized as linear or non-linear [24, 25]. Although non-linear current control 




















strategies such as hysteresis or dead-beat control provide a fast dynamic response, they 
are susceptible to a variable switching frequency which leads to poor harmonic 
performance. It is also complex to analyze their stability due to their non-linear 
characteristics [26]. Therefore, linear current regulation implemented in a closed loop 
system is the commonly adopted approach for grid-connected inverter current regulation. 
The synchronous reference frame current regulation involves transforming the three 
phase currents into two quadrature DC phasor quantities. This is achieved by using an 
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  (2.2) 
where i  is the measured current variable being transformed and   is the estimated 
rotating phase angle. This transformation enables the use of a simple PI controller on the 
transformed DC current quantities and ensures zero steady state error because of the 
infinite DC gain of the PI controller [24]. 
The use of synchronous reference frame current regulators has been widely adopted 
in the control of grid-connected inverter, particularly for intermediate level controls (i.e. 
real and reactive power control) due the direct relation between the direct and quadrature 
currents and the real and reactive power. However, their implementation is rather 
complex since it involves transforming the AC measured currents into DC quantities in 
the rotating frame and then back to AC quantities for modulation action. In addition, the 
need for axes decoupling to compensate the coupling effect between the d axis and q axis 
further complicating its implementation. 
For an unbalanced grid, a single SRF current controller consisting of a pair of PI 
controller would not be able to regulate unbalanced currents since the negative sequence 
components are left uncontrolled. Hence, to overcome this issue, a Double Synchronous 
Reference Frame (DSRF) is required consisting of a pair of PI controllers in the positive 
rotation and another pair in the negative rotation [27, 28]. As a result, further reference 
frame transformation and control implementations are needed. Variations of the DSRF 
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current controller have also been reported which seek to compensate the double 
fundamental frequency oscillation introduced by the couplings between the d and q axes 
on both the positive and negative SRF [29]. However, this leads to a more complex 
control structure with the implementation of the decoupling network. Similarly, works on 
improving the current quality of synchronous frame current regulation under grid 
distortion have been reported. This includes using a high-pass or low-pass filter [30], 
multiple synchronous reference frames rotating at the desired frequency speed [31] and 
the need to incorporate multiple resonant harmonic compensators [32]. 
A stationary frame current controller operates directly on the time-varying current 
measurements either in the abc frame of reference or in the   frame using a PI or a PR 
current controller. However, the issue with PI current regulators in the stationary frame 
is that they introduce a steady state tracking error  [24, 25, 33]. To solve this issue, back-
emf feed forward compensation can be added to the modulation command [10, 25, 34]. 
However, this is dependent on the load parameters which are uncertain under grid 
disturbances. 
The PR regulator [24, 33] is a more effective approach that directly achieves zero 
steady state error in the stationary frame. It replaces the integral action of a PI controller 
with a resonant bandpass filter to achieve a (near) infinite gain around the operating 
resonant frequency. Zmood in his work [24] analytically showed that the stationary frame 
PR current regulator is essentially equivalent to the synchronous frame PI current 
regulator rotating in both positive and negative synchronous reference frames and hence 
achieves the same transient performance as a synchronous reference frame PI regulator. 
However, unlike the synchronous frame PI regulator, the stationary frame PR 
regulator has several advantages for grid connected inverters. These include direct 
implementation for each converter phase leg, a reduced number of reference frame 
transformations, simultaneous tracking of both the positive and negative sequence 
components with only a pair of PR regulators for an unbalanced grid, robustness against 
synchronisation dynamics and less sensitivity to noise [8, 11, 24, 33, 35-38]. To maximise 
the dynamic performance of stationary frame current regulators, Holmes at el. [25] 
formulated a systematic control design approach which accounts for the sampling and 
time delay to achieve the best possible bandwidth, stability and transient performance of 
the current controller. This formulation is now well accepted in the literature [14, 39-42] 
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In many publications, the resonant filters of the PR current controller are 
implemented using the structure of Second order Generalized Integrator (SOGI) [43-45] 
as shown in Figure 2.6. This structure consists of two integrators and can be viewed as a 
combination of two generalized integrators (GI). Yepes at el. [42] have provided an 
intensive performance evaluation of resonant regulator digital implementations providing 
distinctions between each methodology to achieve accurate infinite gain at the resonant 
frequency. Later, an improved discretization process for the two integrator resonator was 
proposed in [46]. 
A common problem with ideal resonant regulators is that they are sensitive to 
frequency variations [36, 47], with a slight mismatch between the resonant frequency and 
the incoming AC frequency causing a steady state error as the resonant peak reduces to a 
finite value [47]. To solve this issue, phase locked loop (PLL) systems are often used to 
estimate the grid frequency and adapt the frequency of the resonant controller [46-48]. 
However, using this approach creates a dependency between the PLL bandwidth and the 
current regulator. Another recent approach is to embed a frequency locked loop (FLL) 
within the current regulator [49]. This allows tracking of the frequency without the need 
for an external controller. Some practical implementations of PR regulator in digital 
systems have been reported using non-ideal PR regulators which attempt to widen the 
narrowband of the resonant peak such that its sensitivity towards grid frequency variation 
is reduced [36, 50]. However, this reduces the resonant peak, leading to undesired 
frequencies and noise amplification, and a poorer performance of the PR regulator [42] 
In the presence of grid harmonics, resonant regulators tuned at desired resonant 
frequencies can be cascaded with the PR regulator to achieve selective harmonic filtering 
and ensure high quality current injection [8, 36, 45]. This feature is particularly attractive 
in grid-connected inverters [45, 51, 52], active power filter (APF) applications [31, 43, 
53] and uninterruptable power supplies (UPS) [54, 55]. For implementations of high order 
harmonic compensators such as APF applications, a phase delay compensation can be 




( )x s ( )y s1s
1
s
Figure 2.6. Second order Generalized Integrators (SOGI). 
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focus on the design of PR regulators with harmonic compensators have also been reported 
[45, 56]. 
 
The current regulation performance, and hence the performance of the grid-
connected inverter itself, is dependent on its grid synchronisation strategy. This is because 
grid synchronisation provides the phase angle and frequency information of the grid to 
generate the current reference at unity power factor, which then is used to regulate the 
inverter output current. Grid synchronisation can be categorized into two alternative 
approaches, i.e.: 
 Direct approach which directly uses voltage sensors and measures the grid 
voltages at the PCC. 
 Sensorless approach which indirectly uses the modulation command of the 
current regulator. 
Regardless of whichever approach is used, their performance criteria are usually 
evaluated based on their accuracy, dynamic response, robustness and noise resilience 
under adverse and distorted grid conditions. For grid-connected converter applications, it 
is critical that the grid synchronisation unit obtains the grid phase angle and frequency 
information in a fast and accurate manner[21]. 
 
Figure 2.7 shows the basic structure of a phase locked loop (PLL). It is a negative 
feedback system consisting of a phase detector which compares the phase between the 
input phase and the estimated phase, a loop filter which regulates the phase error to zero 
such that synchronisation is achieved, and a voltage controlled oscillator (VCO) which 
generates the estimated phase. These elements are discussed in detail in Chapter 3 and 
Chapter 4.  
Figure 2.7. PLL basic structure. 
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For a three phase grid-connected system, a SRF-PLL which transforms the three 
phase voltages into direct and quadrature DC voltage quantities using a Parks transform 
is the widely adopted basic PLL structure. For a balanced grid, the SRF-PLL provides 
excellent grid voltage phase tracking and frequency estimation, however its performance 
under unbalanced and distorted grid conditions is generally poor. The earliest approach 
to overcome problems under these conditions was to simply reduce the PLL bandwidth 
[57]. However, such an approach is undesirable for grid-connected systems as it slows 
down the dynamic response. This potentially leads to instability during grid transients. 
Motivated by the dynamic response and disturbance rejection performance trade-off of a 
basic SRF-PLL, a substantial research effort aiming to improve the PLL-based 
synchronisation has occurred over the last decade. 
For unbalanced grid conditions, Karimi et al. [58] proposed the three-phase 
enhanced PLL (3EPLL) derived from the single phase EPLL in [59], which is capable of 
extracting the positive voltage sequence phase. However, the structure requires four 
individual EPLL structures. To reduce this complexity, Rodriguez et al. [60] proposed 
the decoupled double synchronous frame PLL (DDSRF-PLL) which decouples the 
positive and negative sequence components to eliminate the double frequency oscillation 
prior to feeding into the PLL. However, because of the low pass filter (LPF) inserted 
between the decoupling cells, the approach suffers from phase overshoot under fault 
transients. Furthermore, unlike the approach in [58], the DDSRF-PLL performance 
degrades under distorted grid conditions since voltage harmonics are not considered. 
Alternatively, a hybrid PLL which combines the decoupling approach of the DDSRF-
PLL and a stationary   frame was proposed in [61] but suffers the same degradation 
under distorted grid conditions.  
To solve the issue of grid voltage harmonics and imbalance, filters are often 
combined with the PLL structure. For instance, a second order lead compensator was used 
within the SRF-PLL in [62]. However, the approach is reliant on the frequency estimation 
and requires careful design of the lead compensator. In [63], a DSOGI-PLL was proposed 
which derives from the SOGI-PLL for single phase system [64], and uses two SOGI 
structures to filter high frequency harmonics and extract the positive sequence prior 
feeding into a PLL. A moving average filter PLL (MAF-PLL) is proposed in [65] with its 
implementation further discussed in [66]. The MAF-PLL provides disturbance rejection 
under distorted grid conditions and unbalanced grid but slows down its dynamic response. 
To improve this response, [66] suggested using a Proportional Integral Derivative (PID) 
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loop for the loop filter. Efforts to improve the MAF-PLL dynamic response also have 
been reported in [67] which involves a pre-filtering stage with multiple frame 
transformations. An adaptive notch filter based on Schur lattice structure known as 
adaptive lattice synchronous frame PLL (ALSRF-PLL) was proposed in [68] which 
minimizes the phase error due to disturbances and imbalance in the grid. Similarly, a low 
pass notch filter PLL (LPN-PLL) was presented in [69] which achieves accurate phase 
angle and frequency estimation under distorted and unbalanced grid conditions. This 
LPN-PLL builds on the approach of the Fast Fourier transform PLL(FFT-PLL) and 
avoids the use of a ring buffer in its implementation. However, the approach requires real 
time update of the coefficients used to design the fourth order notch filter. 
As DG systems are continuously enhanced to improve grid power quality and 
comply to grid standards, further complex PLL structures have been proposed. For 
instance, the multiple sequence/harmonic decoupling cell PLL (MSHDC-PLL) in [70] is 
computationally extensive because of the reference transformation involved. To simplify 
the structure, the decoupling  network stationary frame PLL (DN -PLL ) was proposed 
in [71] which essentially is the conversion of the MSHDC-PLL from the synchronous 
frame to the stationary frame. This reduces the amount of reference transformations but 
the complicated implementation of its harmonic decoupling network remains. 
Another form of grid-synchronisation is the SOGI-FLL [72, 73]. In contrast to a 
PLL, it does not require any PI loop filter to generate the phase since the SOGI structure 
itself is a voltage-controlled oscillator [74]. Hence the grid phase can be estimated by 
taking the inverse tangent of the orthogonal signals generated from the SOGI. For 
unbalanced grid voltages, the DSOGI-FLL in [72] can be used. The DSOGI-FLL has the 
same filter structure as the DSOGI-PLL and hence its positive sequence extraction 
operates in the same manner. In addition, the SOGI-based FLL provides high order 
harmonic attenuation but suffers from low order grid voltage harmonic distortion. To 
solve this issue, a multiple SOGI-based frequency locked loop was proposed (MSOGI-
FLL) in [75] providing excellent selective low order harmonic attenuation. The 
construction of this approach is however complicated because it involves a complex 
harmonic decoupling network to distinguish each harmonic component of the measured 
grid voltages. Similarly, a multiple adaptive vectorial filter FLL (MAVFLL) is proposed 
in [76] which is a variation of the multiple-complex-coefficient-filter PLL (MCCF-PLL) 
in terms of its filter construction. Irrespective however, these filters essentially derive 
from the SOGI filter [44].   
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With the large number of PLL forms proposed in the literature, a comprehensive 
review of three phase PLLs was reported in [77] which shows the progression of PLL 
advancements and their increase in complexity. A performance comparison between 
several advanced PLLs was included in [77] but without any form of experimental 
benchmarking. More recently, benchmarks of  three phase PLLs with a grid-connected 
inverter were reported in [78]. However, their performance with current regulation was 
not considered. Some benchmarks for single phase PLLs with a current regulator were 
reported in [79]. However, while these findings do highlight the advanced features and 
fast dynamic response that can be achieved with the current state-of-the-art PLLs, their 
current design and structures have become more sophisticated and complex as a 
consequence. 
 
The demands for reliability and cost reduction in voltage sensors have been the 
motivating factors for researchers to explore sensorless grid synchronisation. Sensorless 
strategies are well established in motor drive applications [80-83] and their extension to 
grid-connected inverters or rectifiers have been well received. Numerous techniques for 
sensorless grid synchronisation have been reported in the literature which use the 
modulation command to indirectly estimate the grid voltage phase angle and frequency. 
Mainly these sensorless strategies are based on observers and virtual flux. 
The use of an observer to achieve sensorless synchronisation was reported in [84] 
for an L filtered system. The approach uses the integrator output of the quadrature DC 
signal of a synchronous reference frame PI controller as the input to an observer, which 
is essentially a PLL that indirectly synchronises to the grid. Not long after, Liserre et al. 
extended the concept to a single phase resonant controller to be used for anti-islanding 
[85]. A similar technique was reported in [86]. However, in these works, the dynamic and 
disturbance rejection performance of the approaches during grid disturbance were not 
considered.  
In [87] and [88], state observers were used with a three phase LCL system, 
demonstrating good performance during grid imbalance and distortion. However, their 
implementations are highly complex and computationally intensive due to the 
transformation into the synchronous frame and the real-time update of the adaptation law. 
In [89], an extended-state observer estimation was adopted for an LCL system but 
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demonstrates a slower response than a conventional direct PLL, with poor disturbance 
rejection. More recently, a sensorless approach for an LCL system based on a reduced-
order state observer in combination with a PLL was proposed in [90], requiring only 
inverter-side current sensors. However, the approach focused more on the current 
regulation performance and thus provided little evaluation on the synchronisation 
dynamic performance under unbalanced and significantly distorted grid conditions. In 
addition, its implementation is complex. Similarly, a sensorless strategy based on high-
order observers in combination with a PR current regulator was reported in [91], with a 
reduced computational burden to [87, 88] since it was performed in the stationary frame. 
However, real-time update of its coefficients is required. In addition, the low pass filter 
used to estimate the frequency of the grid in this approach results in a slower dynamic 
response. More recently, an approach based on multifrequency observers to indirectly 
estimate the grid voltage phase angle under distorted and unbalanced grid condition was 
proposed in [92]. However, its current regulation performance under unbalanced 
conditions and frequency variation was not explicitly investigated with results showing 
only the phase angle estimation. 
Early implementation of virtual flux sensorless synchronisation was reported in 
[93] for three phase rectifiers in combination with a direct power controller . It was later 
extended to an LCL system in [94]. The use of virtual flux for sensorless grid 
synchronisation in grid-connected inverters started to gain attention when SOGI 
structures were adopted to generate the virtual flux [95-97]. This is achieved by placing 
SOGIs on the modulation command outputs of a PR current regulator. The work in [95] 
uses an FLL and a similar sequence extraction concepts to a conventional DSOGI-FLL 
[72]. In addition, a comparative evaluation of its dynamic performance and computational 
effort against the conventional voltage-based approach was presented but needed more 
computational effort in the proposed approach. Moreover, the comparison of dynamic 
performance was inconclusive because the sensorless approach was evaluated outside the 
closed-loop current control. Hence, the dynamics of the current controller which 
generates the modulation commands feeding into the proposed strategy were not 
considered. Ref [96] then extended the approach to achieve power control. Roslan at el. 
[97] further extended the SOGI-based virtual flux to an LCL system which further 
increases in complexity. Furthermore, in all these works on virtual flux, the impact of grid 
harmonics and grid disturbance (i.e. phase jump and frequency change) with current 
regulation have not been considered. 
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Other forms of sensorless synchronisation have been reported in the literature. 
These include sensorless synchronisation with a deadbeat controller [98] and adaptive 
neural networks [99]. In all these strategies, the basis of the sensorless synchronisation is 
inevitably reliant on the current controller modulation command. Hence, it is important 
not to disregard the dynamics of the current controller itself. 
 
The stability of grid-connected inverters has received substantial attention in 
recent years. Of particular focus is the interaction between the current regulator and the 
conventional PLL bandwidth with a weak grid. A weak grid is defined as having a short-
circuit ratio (SCR) of SCR<3. This is calculated as the ratio of the maximum apparent 
power of the grid to the rated power of the DGs.  
Harnefors at el. [100] first showed the destabilizing effect of a high bandwidth 
PLL with a weak grid using an input-admittance approach.  In [101] and [102], a 
synchronous reference frame impedance based approach was used concluding that the 
PLL behaves as a negative incremental resistor with an increase in the PLL bandwidth. 
The work in [102] further suggests that design procedures for PLLs should consider the 
overall system stability. Wang at el. [11] proposed a unified impedance-based model for 
both the synchronous and stationary reference frame. The work explicitly identifies that 
the stationary frame current controller provides better stability compared to the 
synchronous reference frame. However, to date, the stability analysis of sensorless grid 
synchronisation with grid-connected inverters has not been fully reported. 
To improve the performance of a PLL in a weak grid, a straightforward solution 
is to reduce the PLL bandwidth [37]. However, this leads to slow PLL dynamics. An 
adaptation rule for PLL bandwidth gains using on online grid measurement approach was 
proposed in [103], while a feedforward compensation to compensate the PLL perturbation 
and correct the grid output impedance was proposed in [104] . A design procedure for a 
PLL under weak grid conditions was reported in [105]. However, the complexity involved 
in tuning the PLL gains still remains. 
To avoid the complexity of PLL tuning under weak grids, power synchronisation 
control was proposed in [106]. Similarly, a control to mimic synchronous generators with 
self-synchronising was proposed in [107]. More recently, a voltage modulated direct 
power control was proposed in [108] which directly regulates the active and reactive 
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power and directly uses the normalized measured voltages to produce the modulation 
command. However, its performance under grid distortion is poor. Furthermore, in all 
these approaches to eliminate the PLL, their performance under unbalanced grids and 
significantly distorted grids has not been well considered.  
 
Controlling LCL grid-connected inverters with reduced sensors has received 
considerable recent attention [40, 109-112]. In [109], a capacitor current active damping 
using a non-ideal Generalized Integrator (GI) is proposed requiring only grid-side current 
feedback (GCF) and voltage sensors. Similarly, Wang at el. [110] proposed an active 
damping method using high-pass filter requiring only GCF and voltage sensors. However, 
the performance of these strategies has not been validated under distorted grid conditions. 
The use of inverter-side current feedback (ICF) control in LCL grid-connected 
inverters are more attractive since the number of sensors are directly reduced because of 
its inherent damping properties [ref]. However, ICF control requires the need to estimate 
the capacitor current for accurate current regulation and harmonic mitigation of the grid-
side current. Kukkola et al. [87] proposed a full observer-based strategy employing only 
the ICF. However, this strategy requires real time calculation of the observer coefficients, 
consequently increasing the computational overhead. In [113], a D    digital control is 
proposed to effectively estimate the capacitor current and used as a feedforward to 
eliminate the grid-side current harmonics. The approach however requires sensing both 
the capacitor voltage and the grid voltage. A voltage feedforward using a repetitive 
predictor is proposed in [114] which increases the output impedance of the converter and 
mitigate the grid-side current harmonics. The approach treats the system as an L filtered 
system, hence the harmonic current information which mainly flows into the capacitor 
current is not directly addressed.  
In [115], multiple SOGI-based filters tuned at desired harmonic frequencies are 
used to extract the harmonic current information flowing through the capacitor which is 
then used as a feedforward in the current reference. The approach however relies on the 
voltage measurements and the frequency term   within the proportional gain. This 
require continuous tuning of each SOGI-based filters under varying grid frequency, 
increasing computational burden and complexity. Furthermore, the fundamental phase 
error introduced by the capacitor current is not considered and thus leads to a non-unity 
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power factor current injection. An approach which mitigates harmonics and uses only 
ICF and voltage sensors was proposed in [40], that achieves very good grid-side harmonic 
disturbance rejection with inherent damping. However, in this strategy, voltage sensors 
are still required to estimate the capacitor current, which is then used as a feedforward 
term to the current reference to indirectly regulate the grid-side current. Moreover, for 
distorted grid conditions, the traditional voltage-sensed SRF-PLL bandwidth either needs 
to be significantly reduced or a more complex PLL structure is required to provide good 
disturbance rejection in the grid phase angle estimation.  
 
Over the last decade, the use of resonant control structures in a SOGI form for both 
current control and grid synchronisation has become extensive. The most notable benefit 
of the SOGI filter is its ability to perform selective harmonic extraction/cancellation, for 
example as is used for harmonic compensation in current regulators. Similarly, because 
of the inherent filtering capability that it provides, the same structure is used for grid 
synchronisation [63, 72, 75]. 
Another feature of the SOGI filter is its ability to be used for sequence extraction 
which is the basis for SOGI-based synchronisation [72]. In [116], a derivative term based 
on the SOGI was proposed and applied to estimate the filter capacitor current of an LCL 
filter using the measured capacitor voltage. In [95], the SOGI structure was used to create 
a virtual flux for sensorless synchronisation. A similar concept was reported in [117] to 
estimate the flux for induction motor drives and in [118] to generate a virtual inductance 
for droop controlled microgrid. Other applications of the SOGI filters were documented 
in a review of a single-phase FLL [119].  
Mostly, the SOGI resonator benefits within the PR regulator reported to date have 
been limited to zero steady state tracking error and harmonic compensation [8, 24, 33, 
36]. However recently the PR current controller has been shown to have an intrinsic 
power factor- frequency droop characteristic [39, 120]. This discovery allows sharing of 




This chapter has presented a literature review of low-level control for DG systems. 
From this review, it has been shown that there is an increase in complexity in the 
implementation of this control as performance improvements are made to overcome 
practical issues such as grid harmonic distortion and unbalance. This complexity is 
majorly contributed to the design of the direct voltage synchronisation algorithm which 
in particular has had to become more advanced to accommodate power quality issues in 
the grid. Futhermore, sensorless synchronisation as described in the literature suffers from 
similar complexity in its implementation. More importantly, both these synchronisation 
approaches are commonly investigated without considering the current regulator. It has 
also been identified that a common structure used in both current regulator and grid 
synchronisation is based on the resonant SOGI filter due to its filtering capability. 
However, while the SOGI filter is used extensively in the literature to achieve other 
objectives, its utilization within the current regulator to achieve synchronisation 
objectives is underdeveloped. 
From this review, it is concluded that there is scope for the development of an 
integrated approach utilizing the resonant current regulator to synchronise to the grid with 
minimal complexity while maintaining accurate current regulation, for both a L and LCL 
filtered system. However, such an approach must achieve a performance similar to 
advanced state-of-the-art PLL strategies, and be robust against both distorted and 







The literature review presented in Chapter 2 has identified that a dual second order 
generalized integrator (DSOGI) structure in combination with a SRF-PLL is a commonly 
used approach for three phase grid synchronisation. This approach not only attenuates 
voltage harmonics but also allows ready estimation of symmetrical components by 
passing its output through a positive/negative sequence calculator (PSC) prior to feeding 
into the SRF-PLL. However, the SRF-PLL bandwidth is still limited due to the estimated 
frequency feedback from the PLL to the DSOGI structure that is required to provide 
accurate voltage magnitude and phase estimation under grid frequency variations. 
This chapter1 presents a new approach that improves the stability margin of the 
overall system and so allows the PLL bandwidth to be increased without degrading the 
SOGI harmonic rejection capability. The approach combines a fixed center frequency 
DSOGI with a feedforward term that decouples the estimated frequency feedback path of 
the PLL from the DSOGI. A decoupling network sequence extraction structure is then 
added to synchronise the proposed strategy to the positive sequence component under 
unbalanced grid conditions. Detailed simulation and experimental results are presented to 
validate the proposed approach. 
 
1 The materials in this chapter were first published in part by the author in: 
[2] A. A. Nazib, D. G. Holmes, and B. P. McGrath, "Decoupled DSOGI-PLL for Improved Three Phase 
Grid Synchronisation," in 2018 International Power Electronics Conference (IPEC-Niigata 2018 -ECCE 
Asia), 2018, pp. 3670-3677. 
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The structure of the standard DSOGI-PLL that is commonly used to synchronise to 
an unbalanced three phase grid is shown in Figure 3.1. It consists of three main elements, 
viz: 
  The DSOGI made up of two second order generalized integrator-quadrature 
signal generators (SOGI-QSGs) to produce a pair of orthogonal voltages. 
 A Positive Sequence Calculator (PSC) that extracts the positive sequence 
voltages from the DSOGI outputs. 
 The SRF-PLL which is used to estimate the positive sequence voltage phase 
angle and frequency, and to adapts the DSOGI center frequency to this estimate. 
 
The DSOGI structure operates on the grid PCC stationary frame   and   
voltages, which are derived from the measured abc  grid voltages using a conventional 
Clarke transform according to: 
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Figure 3.1. DSOGI-PLL structure. 
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The key elements of this structure are the two SOGI-QSGs, each of which make up 
a second order generalised integrator with unity feedback. Each SOGI-QSG produces 
direct and quadrature signals with transfer functions given by: 




v k sD s
















      (3.4) 
where  ,y    , q  is a 90° lagging phase shift operator, k  is the damping factor and 
  is the center frequency. 
From (3.3) and (3.4), it can be seen that each SOGI-QSG structure forms a direct 
channel band-pass and a quadrature channel low pass filtering characteristic. This 
provides attenuation, particularly at higher order harmonic frequencies with a harmonic 
rejection and dynamic performance dependent on the damping factor k [63]. This effect 
is illustrated in Figure 3.2 which shows the frequency response at different damping 
factors with the center frequency of 50Hz  . It is important to note that irrespective of 
the magnitude of k  or the value of the center frequency   , the output voltages yv  and 
yqv   of each SOGI-QSG will always be in quadrature. For the development in this 
chapter, a value of 2k   is selected for the damping factor, which achieves a balanced 
trade-off between dynamic response and filtering capability as shown in Figure 3.2. 
( )yD s ( )yQ s
Figure 3.2.  DSOGI Bode plot response with different damping factor . 
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In an unbalanced system, it is important to avoid the double frequency phase 
oscillation in the synchronous frame voltages that is caused by an unbalanced set of 
measured input three phase voltages. This can be achieved by extracting the positive 
sequence stationary frame voltages from the DSOGI outputs using a PSC. 
The sequence calculation proceeds by creating a positive sequence set of 
fundamental   frame voltages from a positive sequence set of fundamental abc  frame 
voltages using the Clarke transform (3.2). This positive sequence set of abc  voltages can 
be derived from an unbalanced set of abc  voltages using the well-known positive 
sequence transform  T  , which in turn can be re-created from the unbalanced DSOGI 
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  (3.7) 
with q  being a 90° lagging shift operator. This form of (3.7) can readily be implemented 
by feeding it from the two SOGI-QSGs in the PSC function block as shown in Figure 3.1. 
Using this structure, the positive sequence component calculation from the DSOGI 
structure is given by: 
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             
           
  (3.8) 
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Equation (3.8) shows how the combination of the DSOGI and the PSC forms a low 
pass filter that both filters out harmonic voltages and extracts the positive sequence only 
from a distorted and unbalanced input voltage set [63]. Consequently the positive 
sequence stationary frame quadrature output signals v
  and v
  will have equal 
amplitudes, which will eliminate any unbalanced double frequency voltage oscillations 
prior to feeding the voltages into the SRF-PLL for phase angle and frequency estimation.  
 
The detail of the SRF-PLL structure outlined in Figure 3.1 is shown in Figure 3.3. 
It consists of a phase detector (PD) in the form of a Park transform given by: 
 
cos( ) sin( )











               
  (3.9) 
where: 
PLL  is the estimated phase angle from the PLL output. 
The quadrature dc voltage signal qv  is passed through a loop filter which incorporates of 
a PI loop controller. The objective of this PI controller is to regulate the quadrature 
voltage signal qv  and hence the phase error to zero, with a transfer function of: 




    
 (3.10) 
where: 
PLLk  is the PLL proportional gain. 



















Figure 3.3. SRF-PLL. 
 34 
For this work, these gains are calculated using the symmetrical optimum approach 
of [121], where the proportional gain PLLk is calculated using: 
 2PLL ck f  (3.11) 
where cf  is the cut-off frequency which determines the PLL bandwidth and the integral 
gain is calculated using: 
 _i PLL PLLk k g  (3.12) 
g  is a coefficient which reflects the dynamic performance of the PLL under frequency 
and phase transients. The value of 2.4g   is selected according to the approach of [121] 
to achieve a damping factor of 0.7   and thus provide good transient performance. 
Finally, the output of the PLL controller qv is added to a feedforward constant of 
the nominal frequency. This estimates the input frequency   which is used to feed into 
the DSOGI center frequency to adapt to grid frequency variations. In addition, the 
integration of this frequency estimates the input phase angle PLL which feeds back into 
the phase detector Park transform and is used to generate the sinusoidal reference from 
the current regulator. 
 
For grid synchronization, the DSOGI structure must adapt to any frequency 
variation that occurs in its sinusoidal orthogonal inputs, i.e. in this context the grid 
frequency. Any mismatch between the grid frequency and DSOGI center frequency will 
introduce a phase error in the PLL phase estimation. Conventionally, this is managed by 
feeding the estimated input grid frequency from the PLL, back as the center frequency 
for the DSOGI structure. This eliminates the phase error introduced by this frequency 
mismatch while still maintaining the DSOGI filtering characteristic. However, this 
creates two interacting feedback loops within the overall DSOGI-PLL structure; one 
feeding into the Park transform and the other feeding into the DSOGI structure. This 
constrains the system dynamic stability limit and thus limits the PLL bandwidth [122, 




Using the fundamental understanding of the DSOGI-PLL and to overcome the PLL 
bandwidth limitation, a decoupled DSOGI as shown in Figure 3.4 is now proposed 
whereby each SOGI-QSG block is permanently tuned to a fixed nominal frequency o . 
A feedforward error correction term then is added to the DSOGI outputs to compensate 
for any input frequency deviations away from nominal. This eliminates the adaptive 
frequency feedback loop from the PLL back to the DSOGI, which allows the PLL 
bandwidth to be significantly increased. Note that the PLL structure in this approach is 
essentially the same as the conventional SRF-PLL shown in Figure 3.3.  
 
For the system shown in Figure 3.4, when the measured input grid frequency   
deviates away from o  , the DSOGI will create an error between its input and output 
voltages, because it is no longer exactly tuned to the PCC grid voltage frequency.  This 



















































Figure 3.4. Decoupled DSOGI structure. 
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     (3.13) 
where  ,y   . Replacing the Laplace domain variable s  by j  , (3.13) becomes: 
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  (3.14) 
where the operator j  represents a leading 90° phase shift between the time domain 
approximate error voltage and the stationary frame input voltage. 
For the error compensators shown in Figure 3.4, the error summations can be 
reconstructed using: 
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  (3.15) 
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              
          
  (3.16) 
Substituting j  for s  again gives, with careful phase shift considerations, a 
reconstructed error voltage of: 
   2' o o oy y y
o
k kj jv jv
k
        
     (3.17) 
Considering only the   phase and comparing the frequency responses of the  error 
functions from (3.14) and (3.17), as shown in Figure 3.5, it can be seen that the frequency 
responses for  s   and  s   have an identical phase response over the entire 
frequency range. Further inspection of the magnitude response shows that the 
reconstructed error ( )s   is slightly smaller in magnitude than the actual SOGI-QSG 
voltage error ( )s around the nominal center frequency. This means that the feedforward 
error correction term for the DSOGI needs only to be rescaled to account for magnitude 
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differences between the actual input voltage error and the error determined from the 
DSOGI variables. This is achieved by multiplying y    by a gain d which is given by: 












       
    

    
  (3.18) 
as illustrated in Figure 3.4. It should be noted that while the actual SOGI-QSG errors y  
could have been used as a feedforward term to eliminate the errors caused by using a 
fixed frequency DSOGI, any harmonic disturbance above the nominal grid frequency 
would be reflected on these errors since its magnitude response as shown in Figure 3.5, 
remains at 0dB  across the entire frequency range. Consequently, feedforwarding the 
actual DSOGI voltage errors would negate the filtering capability of the DSOGI by 
passing the harmonic distortion directly into the PLL. On the contrary, the reconstructed 
error using ( )s   as shown in Figure 3.5, inherently filters above the nominal frequency 
and thus preserves the DSOGI filtering capability. 
0 0
2k 
( )s  ( )s
o 
Figure 3.5. DSOGI error Bode plots. 
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For a standard DSOGI-PLL, unbalanced input grid voltages can be compensated by 
extracting the positive sequence of the voltages from the outputs of the DSOGI. However, 
for the decoupled DSOGI, this approach is no longer viable since the new strategy 
requires the magnitude of   and   frame voltages to be equal within the DSOGI. Hence 
the positive sequence voltages need to be extracted before they are fed into the DSOGI 
structure. This is achieved by adopting the basic sequence extraction principles from [71] 
as shown in Figure 3.6. 
Assuming an unbalanced three phase system, the grid voltage can be expressed as 
the summation of the fundamental frequency positive sequence and negative sequence 
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  (3.19) 
where v  and v  are the peak magnitudes of the positive and negative sequence abc 
frame components, respectively. Transforming the voltage vectors from (3.19) into the
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Figure 3.6. Decoupling Network sequence extraction. 
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As shown in (3.20), the unbalanced voltage vectors create an oscillation-free (dc) 
component of magnitude v  and a double frequency oscillating component of voltage 
magnitude v  in the dq  rotating frame. The oscillating term can be eliminated by using: 
  Tdq dqv v T LPF s T v                (3.21) 
  Tdq dqv v T LPF s T v                (3.22) 
where ( )LPF s  is the low pass filter needed to estimate the   stationary frame signals 
of the positive and negative sequence, and LPF  is the low pass filter cut-off frequency of 
2 (35) rad s [71] , viz: 





    (3.23) 
The Park transform dqT    and its inverse Park transform, 
T
dqT    in (3.21) and 
(3.22) is directly achieved by using the normalized time varying positive sequence 
components, *v
  and *v
  as shown in Figure 3.6. The normalized positive sequence 
components are obtained as follow: 
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 (3.26) 
Similarly, the inverse Park transform 
T

















                 
 (3.27) 
The same normalized positive sequence components, *v
  and *v
  then feed into the 
decoupled DSOGI. This approach achieves rapid extraction of the positive sequence 
 40 
component, while avoiding any stability issues that might be caused by using the 
estimated phase angle from the PLL feedback loop. Note also that any harmonics that 
may be present within the sequence extraction process can also be ignored since the 
DSOGI attenuates these harmonics as the signal passes through it. Hence they have no 
influence on the sequence extraction process. 
 
The dynamic performance of the decoupled DSOGI-PLL has been investigated and 
compared against that of a standard DSOGI-PLL using a detailed PSIM simulation with 
the parameters listed in Table 3.1. The PLL bandwidth is calculated as in (3.11) and (3.12) 
with cf  selected to be 35Hz and three operating conditions were considered: 
 Balanced grid voltages 
 Balanced grid voltages with significant harmonic content (4% 5th harmonic, 3% 
7th harmonic and 1% 11th harmonic) 
 Unbalanced grid voltages to give 0.5 0 . .V p u      
For each operating condition, the transient performance of the two approaches was 
compared for a +5Hz frequency jump at 0.2t s , and for a +20° phase jump at the same 
point in time. 
 
Balanced Grid Voltages 
Figure 3.7 compares the transient performance for the two approaches under 
balanced measured voltage conditions with a transient frequency step change at 0.2s. 
From this figure, it can be seen how the proposed strategy almost instantaneously tracks 
the frequency change due to its high bandwidth PLL without any sign of instability. 
Table 3.1. Simulation and Experimental System Parameters. 
Circuit Parameters Value 
Grid Voltage vgrid 415Vrmsll 
PLL Gains Value 
Proportional Gain kPLL 219.8 
Integral Gain ki_PLL 91.6s-1 
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However, in contrast the standard DSOGI-PLL which is constrained by its estimated 
frequency feedback path from the PLL causes the system to oscillate under this frequency 
step change. 
Figure 3.8 compares the transient performance for both strategies under a phase 
jump. As anticipated, the same rapid response is observed for the proposed decoupled 
DSOGI-PLL which rapidly nulls the phase error well within one fundamental cycle. The 
response of the standard DSOGI-PLL in this situation is considerably worse, with 
significant oscillation in the phase error observed after the phase jump. 
Distorted Grid Voltages  
Figure 3.9 presents a similar comparative performance for distorted measured 
voltages under a frequency change, with a similar improved transient response achieved 
by the decoupled DSOGI. Compared to the conventional approach, it is significant to note 
that the magnitude of the PLL output frequency retains some ripple from the input 
harmonic components, because the SOGI can only filter low-order harmonics up to a 
certain extent since it is limited by its damping gain factor as shown in Figure 3.2. 
However, this ripple is unimportant for the final phase angle output from the PLL, since 
it is essentially eliminated by the low pass filter characteristic of this part of the PLL 
process. A similar rapid response is observed for the proposed strategy under a phase 
jump as illustrated in Figure 3.10. 
Unbalanced Grid Voltages  
Figure 3.11 and Figure 3.12 shows the comparative performance for unbalanced 
grid voltage conditions under a frequency jump and a phase jump respectively. Once 
again, the decoupled DSOGI structure achieves a significant reduction in transient settling 
time, with an improved phase transient response compared to the conventional strategy. 
 
The improved performance of the decoupled DSOGI-PLL approach was confirmed 
experimentally using a standard laboratory inverter, with the measured voltages generated 
from a California Instruments MX-series grid emulator. The emulator was programmed 
to produce nominal 415Vrms line-to-line voltage, with harmonics of the same magnitude 
added to match the simulation results shown in Figure 3.7 and Figure 3.9. Both the 
DSOGI-PLL and the decoupled DSOGI-PLL were programmed within the inverter 
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controller using a TI TMS320F2810 digital signal processor, sampling the analogue 
voltages at 10 kHz. 
Figure 3.13 shows the experimental results obtained for a balanced measured ac 
voltage set, where essentially the same result for the PLL frequency output as the 
simulation results shown in Figure 3.7 can be seen. Note that the steady-state frequency 
PLL output of the proposed strategy shown in Figure 3.13(b) generates a slightly distorted 
response. This is primarily caused by the inaccurate software implementation of the 
algorithm in fixed-point arithmetic, creating imbalance in the orthogonal signals of each 
SOGI which are then used in the error compensation. Despite this effect, the third trace 
in Figure 3.13(b) shows that the PLL output phase angle is not affected. In addition, the 
phase angle transient error created in response to the transient frequency jump is simply 
too small to see. 
Figure 3.14 shows experimental results for balanced ac measured voltages with 
added harmonics, where again the significantly improved performance of the decoupled 
DSOGI in terms of magnitude overshoot and transient settling time can be clearly seen. 
From this result it can also be seen how, while the PLL output frequency includes a small 
level of harmonic voltage ripple that feeds through from the input voltages, this ripple is 
eliminated by the low pass filter characteristic of the PLL and does not appear in the PLL 
phase angle output.  
Both these experimental results closely match their simulation counterparts and 
confirm the improved transient response that can be achieved using the decoupled DSOGI 




























































Figure 3.7. Balanced grid voltages - Comparative simulation performance under 
frequency change. (a) Phase voltages; (b) αβ voltages; (c) PLL output 
























































Figure 3.8. Balanced grid voltages - Comparative simulation performance under 
phase jump. (a) Phase voltages; (b) αβ voltages; (c) PLL output 






















































Figure 3.10. Distorted grid voltages - Comparative simulation performance under 
phase jump. (a) Phase voltages; (b) αβ voltages; (c) PLL output 

















































Figure 3.9. Distorted grid voltages - Comparative simulation performance under 
phase jump. (a) Phase voltages; (b) αβ voltages; (c) PLL output 































































Figure 3.11. Unbalanced grid voltages - Comparative simulation performance 
under frequency change. (a) Phase voltages; (b) αβ voltages; (c) PLL 






























































Figure 3.12. Unbalanced grid voltages - Comparative simulation performance 
under phase jump. (a) Phase voltages; (b) αβ voltages; (c) PLL output 


































































































     (b)  
Figure 3.13. Balanced grid voltages - Comparative experimental performance 



































































































     (b)  
Figure 3.14. Distorted grid voltages - Comparative experimental performance 




This chapter has presented an improved approach for a three phase grid 
synchronisation strategy that decouples the input DSOGI filtering subsystem from the 
main PLL block. The development of the decoupled DSOGI begins by identifying that 
the DSOGI error introduced when the input grid frequency is away from center frequency 
of the DSOGI can be reconstructed using the internal variables of each SOGI-QSGs 
without losing its filtering characteristic. Using this identification, the error is created as 
a feedforward term which allows a DSOGI with a fixed frequency to be used even under 
varying grid frequency. This decouples the DSOGI from the PLL and allows the PLL 
gain to be significantly increased compared to a conventional DSOGI-PLL arrangement, 
which allows it to track grid voltage frequency changes and phase jumps more effectively. 
To compensate for unbalanced grid conditions, the three phase voltages are passed 
through a decoupling sequence extraction network prior to feeding into the decoupled 
DSOGI. The result is a significantly improved stability margin and a substantially 
reduced settling time. The theoretical analysis and performance expectations have been 






The increasing penetration of DG systems in recent years has now begun to 
challenge the stability and power quality of the grid and is leading to more stringent grid 
standards as a consequence. Hence, grid-connected inverters used for power conversion 
in DG systems must now detect the grid’s voltage phase angle and frequency quickly and 
accurately at the point of common coupling (PCC) to precisely maintain generation as 
grid conditions vary. This is creating more complex implementations of grid 
synchronisation strategies. 
This chapter1 presents the fundamentals of a new self-synchronising strategy in the 
stationary frame whereby the PLL is fed from the fundamental frequency SOGI resonator 
outputs of a stationary frame Proportional Resonant (PR) current regulator instead of from 
measured grid voltages. An inherent filtering capability is identified for the strategy using 
the Proportional Resonant current regulator with Harmonic Compensators (PR+HC), 
which allows for an increase in the PLL bandwidth with excellent disturbance rejection. 
This eliminates the dynamic response and disturbance rejection trade-offs that exist for a 
standard SRF-PLL. Furthermore the complexity of this self-synchronising strategy under 
distorted grid conditions is significantly reduced compared to other advanced PLL 
strategies that are presented in the literature. 
 
1 The materials in this chapter were first published in part by the author in: 
[124] A. A. Nazib, D. G. Holmes, and B. P. McGrath, "High bandwidth sensorless synchronisation 
strategies for current regulated grid connected converters," in 2017 Australasian Universities Power 
Engineering Conference (AUPEC), 2017, pp. 1-6. 
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 The general arrangement of a three phase grid-connected inverter with an L filter 
and an isolated neutral is shown in Figure 4.1. Note that only the currents of phase a and 
phase b are regulated, since for this configuration, the phase c modulation command, cm  
can be created as the negative summation of the phase a and phase b modulation 
commands, am  and bm  [25]. 
The detailed PR+HC control structure is shown in Figure 4.2, and consists of a pair 
of PR stationary frame current regulators in the abc frame and a SRF-PLL as the 
synchronisation unit. The resonant controllers are implemented using two integrators 
allowing straightforward frequency adaptation. The SRF-PLL is the synchronisation unit 
which measures the grid voltages to estimate the grid phase and frequency. The estimated 
grid phase angle from the PLL drives an inverse Park Transform to generate the active 
and reactive synchronous frame DC current references, *di  and *qi  into the abc  frame at 
unity power factor. Meanwhile, the estimated fundamental target frequency from the PLL 
is fed into the resonant controller to achieve zero steady state error under varying grid 
frequency. It is noted at this point that while from here on in this thesis, scalar notations 
are used on all control variables and wherever deemed necessary for brevity, they in fact 

















Figure 4.1. General control structure of a three phase grid-connected inverter. 
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The stationary frame PR controller as presented in the literature is essentially 
equivalent to a synchronous reference frame PI current controller that provides a DC 
infinite gain. This allows the controller to achieve accurate sinusoidal tracking at its 
resonant frequency with zero steady state error. To illustrate this equivalence, consider 
the transfer function of a single PI and a PR controller given by: 
 ( ) 1 iPI p
kG s k
s
      (4.1) 
 2 2( ) 1
r
PR p
k sG s k
s 
       (4.2) 
where: 
pk  is the proportional gain. 
ik  is the integral gain. 
rk   is the resonant gain. 
   is the fundamental target frequency. 
The transformation of the PI current controller from the synchronous frame to the 
stationary frame can be derived by substituting s s j   and s s j   into (4.1) as 
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   
    
  (4.3) 
Comparing (4.3) with (4.2), it is immediately recognizable that (4.3) is essentially a PR 
controller providing an infinite gain at  the resonant frequency of  . This response is 
illustrated in Figure 4.3 where an infinite gain at the resonant frequency is achieved for 
the PR controller tuned using the maximum controller gain calculation approach 











   (4.5) 
(max)c  is the maximum current regulator bandwidth or crossover frequency which is 






     (4.6) 
where T is the sampling time given by 1 2 swf . Equations (4.4), (4.5) and (4.6) are used 










Figure 4.3. PR controller frequency response. 
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In the presence of grid harmonics, harmonic compensators tuned at the desired 
harmonic resonant frequencies can be cascaded with a fundamental PR current controller 
as shown in Figure 4.4. This structure is the conventional base system used in the 
literature and is the starting point of the development in this thesis. 
The harmonic compensator transfer function ( )HC s  is given by: 





s h    (4.7) 
with N  and h  being the maximum harmonic index and harmonic order respectively. The 
overall controller transfer function ( )cG s  is then given by: 
 
 , 22 2 22




p r r h
h
G s G s HC s
s sk k k
s s h 
 
       
   (4.8) 
The infinite gain of each harmonic compensator at their respective harmonic 
frequencies h  ensures that the currents regulated by the controller are free from 
harmonic distortion, as will be illustrated in the next section. 
 
The single phase average model block diagram of the L-filtered grid-connected 
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Figure 4.4. Conventional PR+HC stationary frame current controller. 
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disturbance in the current control loop. From this block diagram, the output current ( )i s  
is given by: 
 
*
( ) ( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ( ) ( )
p inv grid
p c inv p grid
i s G s v s v s
G s G s G s i s i s G s v s
   
    
  (4.9) 
 *( ) 1 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )p c inv p c inv p gridi s G s G s G s G s G s G s i s G s v s       (4.10) 
Solving for ( )i s , the overall closed loop transfer function is given by: 
 *
( ) ( ) ( ) ( )
( ) ( ) ( )
1 ( ) ( ) ( ) 1 ( ) ( ) ( )
c inv p p
grid
c inv p c inv p
G s G s G s G s
i s i s v s
G s G s G s G s G s G s
     (4.11) 
where ( )cG s  is the current controller earlier defined by: 
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 1.5( ) s Tinv DCG s e V
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( )1( ) ( )
1 ( ) ( ) ( ) 1 ( ) ( ) ( )
p
grid
c inv p c inv p
i s i s i s
G s
i s v s
G s G s G s G s G s G s
  
  
  (4.15) 
From (4.15), the closed loop tracking error sensitivity is given by: 
( )cG s ( )invG s ( )pG s
( )gridv s
( )i s*( )i s 
 
( )invv s( )i s ( )m s
Figure 4.5. Single phase average model block diagram of the stationary frame 
current-controlled grid-connected inverter. 
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 *
( ) 1( )
( ) 1 ( ) ( ) ( )i c inv p
i sS s
i s G s G s G s
     (4.16) 
while the closed loop disturbance rejection error sensitivity is given by: 
 
( )( )( )
( ) 1 ( ) ( ) ( )
p
d
grid c inv p
G si sS s
v s G s G s G s
     (4.17) 
The Bode plot of (4.17) is shown in Figure 4.6. This figure further illustrates the 
performance of the PR current controller in eliminating both the closed loop tracking and 
disturbance rejection error at the specified resonant frequency. Note that for the system 
used in this thesis, the injected currents are significantly lower than the grid voltages. 
Hence under this condition, the disturbance rejection error will contribute more 
significantly to the total current error [25]. 
 
The common approach used to synchronise grid-connected inverters to a grid is to 
use a PLL [8]. In this thesis, the basic SRF-PLL structure as shown in Figure 4.7 is used. 
This structure consists of: 
 Phase Detector (PD) in the form of a Park transform. 
 Loop Filter in the form of a PI controller. 
 Voltage-controlled Oscillator (VCO) of an integrator to generate phase angle. 
The SRF-PLL operates by measuring the PCC voltages av , bv , cv  and feeding them into 
a Clarke transform to generate   voltages, which are then used to produce dq  voltages 
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   (4.18) 
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   (4.19) 
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where PLL  is the detected phase from the SRF-PLL, generated by regulating q-axis 
voltage component to zero. This is achieved using a Proportional Integral (PI) controller 
as the PLL loop filter, viz: 




    
  (4.20) 
where: PLLk  is the PLL proportional gain and _i PLLk  is the PLL integrator gain.  
The output of the loop filter is then added to the nominal fundamental frequency 
o  to generate the estimated frequency  . Finally, the detected PLL phase PLL  is 
formed by passing   through an integrator which acts as a voltage-controlled oscillator 
(VCO) to integrate the estimated frequency. This phase angle is then fed-back to drive 



































Figure 4.7. Standard SRF-PLL structure. 
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Since the structure of the SRF-PLL is essentially equivalent to Figure 3.3 in Chapter 
3, the same PLL gain calculations approach from Chapter 3 is used again, where the 
proportional gain PLLk  is obtained as follows (repeated for convenience): 
 2PLL ck f   (4.21) 
Similarly, the integral gain is given by: 
 _i PLL PLLk k g   (4.22) 
 
The ability of a PLL to rapidly track frequency and phase changes is governed by 
the PLL bandwidth, which is set via its loop filter proportional gain, PLLk . Conventional 
wisdom is that the gain is limited, and must be set using synthesis methodologies such as 
the symmetrical optimum [121, 125]. To enable such design procedures, researchers often 
incorporate additional low pass filters into the PLL loop filter to enhance the disturbance 
rejection. However, for an ideal grid, when these elements are not included into the PLL 
there is in principle no limit to the proportional gain that can be used. 
To illustrate, Figure 4.8 shows the small signal model from [121], with disturbance 
inputs neglected. The Clarke and Park transforms from Figure 4.8 do not introduce any 
dynamic elements to this model [121], hence the feedback PLL response is governed 
entirely by the loop filter dynamics which consist of a PI controller and an additional 
integrator to form a simple second order system. Such a system is stable for all possible 
proportional gain values. Figure 4.9 confirms this by showing the root locus of the SRF-
PLL small signal model, where it can be seen that all locus branches are confined within 








Figure 4.8. SRF-PLL small signal model. 
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Theoretically, it is therefore possible to design the PLL using a very large gain that 
can react to transients with any desired dynamic response speed, without impacting on 
stability. To confirm this analysis, the conventional control configuration using a SRF-
PLL shown in Figure 4.4 was simulated using PSIM under the same system configuration 
as in Figure 4.1 for a high PLL bandwidth. The parameters in Table 4.1 are used for this 
investigation. A 2Hz frequency step change was applied to the grid frequency to observe 
the PLL dynamic response. This response is shown in Figure 4.10, where it can be seen 
that the PLL tracks the frequency change almost instantaneously, without any sign of 
instability. However, the disturbance rejection properties of the PLL with such high 
bandwidth setting are undesirable due to the trade-off between disturbance rejection and 
dynamic response of the PLL [57]. 
Figure 4.9. SRF-PLL small signal model root locus. 
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To illustrate, the grid voltages are initially ideal and after a fundamental cycle, are 
re-configured to include the 5th, 7th and 11th harmonic distortion as shown in Figure 4.11. 
From this figure, it can be seen that the system introduces even harmonics in the Park 
transform output signal, shown for the quadrature channel phase error in Figure 4.11. The 
high gain of the PLL loop filter allows these harmonics to feed directly through to the 
Table 4.1. L Filter Grid Connected System Parameters. 
Circuit Parameters Value 
Grid Voltage vgrid 415Vrmsll 
DC Link Voltage 2VDC 650V 
Nominal Frequency fnom 50Hz 
Switching Frequency fsw 10kHz 
L Parameters Value 
Inverter Side Inductor L1 5mH 
Filter Capacitance Cf  5µF 
PLL Gains Value 
Proportional Gain kPLL 9500 



































































Figure 4.10. Dynamic response of conventional PR current regulated stationary 
frame grid-connectecd inverter under a frequency change. 
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detected PLL frequency, and so generates ripple in the detected PLL phase as shown in 
phase angle generation of Figure 4.11. Furthermore, since the generated current reference 
is already distorted, the harmonic compensators added are unable to reject these 
harmonics, but instead track them, resulting in a weighted total harmonic distortion 
(WTHD) of 5.57% on the output currents. Note that WTHD is used here for better 
harmonic measurement of the output currents which include switching ripples. These 
results highlight the trade-off that exists between PLL dynamic response and PLL 
disturbance rejection capability. When low pass filters are added to the PLL architecture 
to improve this disturbance rejection, this is always at the expense of the PLL bandwidth. 
A more serious limitation of a high-bandwidth SRF-PLL for a conventional direct 
grid synchronisation is that it leads to instability when connected to a weak grid [101]. 
To illustrate this effect, Figure 4.12 shows the impact of a high bandwidth under a weak 
grid condition of SCR=2. This weak grid is achieved by connecting a series grid 






































































Figure 4.11. Dynamic response of conventional PR current regulated stationary 
frame grid-connectecd inverter under a distorted grid. 
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The system initially runs with a low PLL bandwidth of 15Hz and is increased to 300Hz 
at t=0.16s. From this figure, it can be seen how the system is initially stable at low 
bandwidth. However, upon transitioning to a higher PLL bandwidth, the negative impact 
of the PLL is evident, causing the overall system to become unstable. 
For self-synchronisation strategies, no equivalent analysis of the dynamic and 
disturbance rejection trade-off has yet been performed. Furthermore, its performance 
under weak grids has not been reported in the literature. Hence the issue will now be 
explored, to show how the self-synchronisation architecture offer particular advantages 
over its direct counterpart in this context.  
  
Figure 4.12. Steady-state response of conventional PR current regulated stationary 
































The generic self-synchronising strategy is shown in Figure 4.13 and was first 
introduced in [84] for a synchronous frame PI current controller. It was then adopted to a 
single phase system with a PR current controller in [85]. However, in both these 
approaches, the dynamic performance and disturbance rejection of the self-synchronising 
strategy were not evaluated. Furthermore, [85] treated the self-synchronising strategy 
using the PR current controller more or less as a black box with a particular focus on its 
proposed anti-islanding algorithm.   
The detailed self-synchronising PR+HC stationary frame current regulator structure 















































∑ mc  
Figure 4.14. Self-synchronising PR stationary frame current regulator with 
harmonic compensators. 
















difference between the conventional approach in Figure 4.4 is that the PLL inputs are 
taken from the internal fundamental resonant current regulator modulation outputs, rather 
than from a measured grid voltage. 
 
The  self-synchronisation principle for the stationary frame PR current regulator 
can be first explained  by laying the principles of sensorless synchronisation using the 
single average circuit model representation  of  the grid connected inverter as shown in 
Figure 4.15, where the VSI output is represented as the average time quantity ( )invv t . 
Using KVL the differential equation of this average representation is given by: 
 ( )0 ( ) ( )inv f grid
di tv t L v t
dt
      (4.23) 
 ( )( ) ( )inv f grid
di tv t L v t
dt
    (4.24) 
In the Laplace domain, (4.24) becomes: 
 ( ) ( ) ( )inv f gridv s sL i s v s    (4.25) 
From (4.25), it is reasonable to assume that the fundamental component voltage drop 
across the inductor output filter is small. Under this assumption, the inverter output 
voltage which is dependent on the modulation command ( )m s  is effectively equivalent 
to the grid voltage, viz: 
 ( ) ( ) ( ) ( )inv inv gridv s m s G s v s    (4.26) 
This is the central principle used for each sensorless synchronisation approach in the 
literature. However, a distinct feature of the self-synchronising strategy in Figure 4.14 
which takes the fundamental resonant regulator signals to synchronise is that it provides 
inherent filtering capability. To explain the synchronising principle and inherent filtering 






characteristic of this approach, consider the per-phase average model block diagram of 
the stationary frame current regulator in Figure 4.16. From this figure, the output of the 
PR SOGI resonator ( )e s is given by: 
 2 2( ) ( )p r
o
se s k k i s
s 
    
   (4.27) 
Figure 4.17 shows the frequency response of this resonator transfer function with an 
infinite gain at the fundamental resonant frequency. This gain achieves sinusoidal 
tracking with zero steady state error, which means that the proportional path of the PR 
current controller has minimal steady state contribution to the resulting modulation 




















Figure 4.16. Per-phase average model block diagram of the stationary frame current 
regulator for the grid-connected inverter controller 
( )e s
o
Figure 4.17. Resonator output frequency response. 
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 ( ) ( )e s m s  (4.28) 
To further establish this relationship, the transfer function relating the fundamental 
SOGI resonator output of the PR controller to the grid voltage can be developed by 
combining (4.27) with the closed loop disturbance error  from (4.17) to give: 
 2 2
( )( )
( ) 1 ( ) ( ) ( )
p
p r
grid o c inv p
G se s sk k
v s s G s G s G s
     

  (4.29) 
The frequency response of the resonator output to the grid voltage transfer function (4.29) 
is shown in Figure 4.18 where it can be seen that the phase near the fundamental resonant 
frequency of 50Hz is approximately 0 degrees (the slight phase shift in this response is 
caused by the quadrature voltage drop across the filter inductor). Since the filter inductor 
values are well defined, this phase shift can be easily compensated as will be shown in 
the next section. Hence, for the self-synchronising strategy, the following relationship is 
established, viz: 
 gride v     (4.30) 
Additionally, observing the magnitude response of Figure 4.18, it can be seen that an 
inherent filtering response is evident for this strategy when multiple harmonic 







Figure 4.18. Normalized resonator output to the grid voltage frequency response. 
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attenuated. The resonator output signals are then passed through a standard SRF-PLL to 
estimate the grid voltage phase angle and frequency. 
 
To compensate for the phase error introduced by the voltage drop across the filter 
inductor, a feedforward compensation term can be added to the output of the SRF-PLL 
as shown in Figure 4.19. The impedance of the filter inductor is calculated using: 
 L o fZ L   (4.31) 
Since the SRF-PLL operates on the quadrature component, its impedance phase can be 
directly added to the front end of the PLL. Note that this impedance needs be scaled by 
the DC bus voltage to match the scaling of the resonator output signals feeding into the 
PLL. Finally, the second order effect that is the transport delay associated with the 
regularly sampled modulation process, i.e. 1.5dT T [25] can be added to further improve 








    (4.32) 
The resulting angular phase compensation in equation (4.32) is subtracted from the 
generated PLL phase output, viz: 
 PLL     (4.33) 
to generate an estimated phase angle that is now in phase with the grid voltages, for use 















Figure 4.19. SRF-PLL with L impedance phase and transport delay compensation. 
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The dynamic and disturbance rejection performance of the self-synchronising 
stationary frame current regulator  strategy has been evaluated under a phase jump and a 
frequency change in the grid, using a PSIM simulation of the three phase current regulated 
grid-connected inverter shown in Figure 4.13. The same inverter parameters and high 
bandwidth PLL gains were used as for the previous conventional grid connected inverter 
investigation, as listed in Table 4.1. The commanded reference current is set to 10Apk. 
The grid is set to contain harmonic distortion components at the 5th(4%), 7th(3%) and 
11th(1%) harmonic frequencies. 
 
Figure 4.20 demonstrates the steady state performance of the high bandwidth self-
synchronising strategy. Looking at the zero crossings of the distorted voltage and the 
regulated line currents, it can be seen that the system maintains synchronisation with the 

































































Figure 4.20. Disturbance rejection performance of the self-synchronising strategy. 
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current controller pre-filter the synchronisation signals that feed into the PLL, allowing 
the PLL loop filter to regulate the phase error to zero. Consequently, the resulting phase 
detection signal, as shown in the phase angle trace is free of any form of harmonic ripple 
and thus achieves sinusoidal current regulation. Comparing the self-synchronising 
strategy in Figure 4.20 to the conventional approach in Figure 4.11, the proposed 
approach clearly avoids the existing trade-off limitation  of the SRF-PLL because of the 
inherent filtering capability achieved with the PR+HC current regulators. 
Figure 4.21 shows the performance of the high bandwidth self-synchronising 
strategy during a -45° phase jump applied at 0.02s. The speed with which the phase error 
regulates to zero provides a good indication as to how fast the PLL can track this grid 
condition change. From this phase error it can be observed that the system recovers to be 
in phase with the grid voltages in well under one fundamental cycle, with no trace of 
harmonic disturbance or instability. This type of response cannot be achieved using a 
conventional voltage measurement approach without introducing considerable harmonic 






























































Grid synchronisation strategies must also be able to track frequency deviations in 
the supply voltages. For this study, a sudden frequency shift of 2Hz is applied at 0.02s to 
test the capability of the self-synchronising approach. The performance of the self-
synchronising strategy with all of the PR resonators tuned to a fixed nominal grid 
frequency of 50Hz is shown in Figure 4.22. From this figure, it can be seen that the self-
synchronising strategy is able to track the frequency deviation well within one 
fundamental cycle. However, the resonant harmonic compensators are unable to 
completely reject the harmonics after the frequency change since they are no longer tuned 
to the actual grid fundamental frequency of 48Hz. This leads to some ripple in the phase 
error. However, this is small in magnitude and so creates negligible disturbance in the 
generated phase angle as shown in the phase angle trace in Figure 4.22. Nonetheless, the 
output currents as seen in this figure are poorly regulated introducing harmonic current 


































































Figure 4.22. Transient performance of the sensorless SRF-PLL strategy for a 2Hz 
frequency change. 
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To further improve the performance of the stationary frame self-synchronisation, 
the measured frequency from the PLL can then be fed into the harmonic compensators to 
make them frequency adaptive [47, 48]. The performance of this approach is shown in 
Figure 4.23 where it can be seen that during the frequency transient, harmonics are 
momentarily introduced into the PLL producing a phase error as the system adapts the 
PR+HC current controller resonant frequency. However, this error is eliminated within 
one fundamental cycle. But in contrast to Figure 4.22, adapting the resonant frequency of 
the PR+HC current controller in this way completely eliminates the harmonics and 
regulates the phase error to zero  providing a clean measurement of the frequency with a 
rapid dynamic response under distorted grid conditions. Consequently, the PR+HC 
current controller is able to inject high quality currents into the grid at unity power factor 


































































Figure 4.23. Transient performance of the self-synchronising strategy for a 2Hz 
frequency change and resonator adaptation. 
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Figure 4.24 demonstrates the performance of the self-synchronising strategy when 
connected to a weak grid using the same parameters and PLL bandwidth from section 
4.1.5. Comparing the performance of the self-synchronising strategy to the voltage-
sensed synchronisation in Figure 4.12, it is seen how this strategy remains stable even 
with a higher bandwidth. This investigation illustrates the superior performance of self-
synchronising strategy against the conventional grid voltage synchronisation.  
 
This chapter has investigated the dynamic and disturbance rejection properties of 
direct synchronisation and self-synchronisation strategies for current regulated grid 
connected converters. It has been shown that the SRF-PLL is theoretically capable of 
achieving intrinsically stable operation for any desired PLL bandwidth, and hence can 
achieve any desired dynamic capability. However, for direct measurement strategies, a 
high PLL bandwidth leads to poor harmonic disturbance rejection. Furthermore, when 
connected to a weak grid, it was shown that the PLL bandwidth for direct measurement 
strategies becomes further restricted due to the adverse interaction between the voltage-
sensed PLL and current controller which leads to instability In contrast, a self-
synchronising strategy, where the PLL is fed from the fundamental frequency resonator 
outputs of a stationary frame PR current controller, is shown to achieve a high dynamic 
Figure 4.24. Steady-state response of self-synchronising PR current regulated 































capability for the PLL without compromise due to the presence of grid voltage harmonics. 
To achieve this result, the PR controller must incorporate parallel harmonic resonators, 
to ensure that the fundamental frequency resonators produce distortion free 
synchronisation signals. In addition, it is shown that the self-synchronising strategy 
remains stable even at high PLL bandwidth when connected to a weak grid This 
theoretical understanding is supported with extensive simulation results, confirming the 
transient and disturbance rejection benefits of the self-synchronising strategy. Practical 
confirmation of the performance of the self-synchronising strategy is provided in the 
experimental results of the various applications and extensions of this concept presented 






The previous chapter has established the fundamental limitations of a conventional 
stationary frame current controlled grid-connected system using a SRF-PLL and has 
highlighted the benefits of self-synchronisation of the same control structure to inherently 
attenuate disturbances for an L filtered grid-connected system.  
This chapter1 proceeds by applying the concepts of Chapter 4 to an LCL-filtered 
system. It begins by reviewing the conventional stationary frame control strategies for 
LCL grid-connected inverters to identify their limitations. Of particular focus is the 
performance of inverter-side-current-feedback (ICF) under distorted grid conditions. The 
chapter then presents one of the main contributions of this thesis by identifying the filter 
capacitor current estimation from the SOGI resonator output of the PR stationary frame 
current regulator. Using this knowledge, a novel control strategy is introduced which 
combines the benefit of self-synchronising strategy and capacitor current estimation to 
indirectly regulate high quality grid-side current even under distorted grid conditions. 
  
 
1 The materials in this chapter were first published by the author in: 
[4] A. A. Nazib, D. G. Holmes, and B. P. McGrath, "High Quality Grid Current Control for LCL 
Inverters Using Self-Synchronising Inverter Side Current Regulation," in 2019 10th International 
Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia), 2019, pp. 2962-2969. 
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Grid-connected filters must be design to attenuate high frequency PWM harmonics 
in order to meet grid harmonic specifications in accordance to IEEE1547-2003 grid 
standards [126] and IEEE519-2014 [9]. Generally, the use of LCL filters for grid-
connected inverter (as shown in Figure 5.1) is desirable compared to L filters because 
they allow superior high frequency attenuation with reduced implementation cost due to 
the low per unit impedance of their inductances. Such filters are designed based on their 







   (5.1) 
This resonant frequency is crucial to determine the LCL resonance stability boundary 
associated with its control strategies and critical frequency 6sf  [14].   
Controlling an LCL filtered system is more challenging mainly because of the 
undamped resonance produced by the LCL filters which can de-stabilize the inverter 
controller. In addition, the low per unit impedances cause these inverters to be more 
susceptible to low order harmonic disturbances. To mitigate the resonance issue, passive, 
active or inherent damping strategies can be implemented [14, 109, 127]. For passive 
damping, resistors are placed in series with the filter capacitor to passively damp the 
resonance. This however leads to higher filter losses and consequently reduces the 
efficiency of the system [127]. Hence, the active or inherent damping strategies are 





















Figure 5.1. Generic LCL grid-connected inverter and control strategy. 
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 Grid-current-feedback (GCF) control. 
 Inverter-current feedback (ICF) control. 
 
The configuration of an LCL filtered GCF in the stationary abc frame current 
controller with harmonic compensators (HC) is shown in Figure 5.2 where the PR current 
regulator is made non-adaptive and the grid frequency is assumed to be tightly regulated 
at 50Hz. This GCF control structure has the primary benefit that the grid current is directly 
controlled, which precisely regulates the exported power. However, this form of control 
structure is susceptible to instability caused by the LCL resonant frequency if it is below 
the critical frequency 6sf  . Figure 5.3(a) further illustrates the stability boundary of the 
GCF strategy. From this figure, the GCF control strategy is initially unstable for an LCL 
resonance below the critical frequency 6sf . Hence, active damping is needed. This is 
typically achieved by feeding the capacitor current, formulated as the difference between 
the sensed grid and inverter side current through a gain factor. For optimal stability, the 

































Figure 5.3. Stability boundary for (a) GCF control, and (b) ICF control. 
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gain factor dk  then set to move the resonant poles to the maximum possible distance from 
the unit circle stability boundary [14]. 
This structure, in principle requires current sensors on both the grid-side and 
inverter-side, which increases cost. This has motivated the exploration of estimation 
techniques based on voltage differentiation [111]. However, care is required to prevent 
the estimator from amplifying high frequency noise and grid voltage harmonics. 
 
Inverter-side-current feedback (ICF) control as shown in Figure 5.4 is more 
attractive compared to GCF control since it provides inherent damping capability and 
needs only inverter-side current sensing [109]. This allow the system to be inherently 
stable when the LCL resonance is designed to be below the critical frequency 6sf  as 
illustrated from its stability boundary in Figure 5.3(b). However, since the grid current is 
indirectly controlled, this approach is susceptible to fundamental phase error and 
harmonic distortion caused by the undetected grid side voltage disturbances because of 
the absence of a grid side or a capacitor current sensor [40]. This effect is shown in Figure 
5.5 and Figure 5.6 for a simulated response with the inverter configuration parameters as 
in Table 5.1. Note that, for the current step change simulation shown in Figure 5.5, the 
filter capacitor size is doubled to give 10µF, to better show the resulting phase error.  
From this figure, it is evident that ICF control is unable to keep the grid-side current 
in phase with the grid voltage, since the inverter-side current is regulated. Hence, a 
fundamental phase error is introduced into the grid-side current because of the 





















Figure 5.4. ICF controller with active damping and harmonic compensators (HC). 
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performance of ICF control also becomes worse under a distorted grid. This is shown in 
Figure 5.6 for a regulated 10Apk current into a harmonically distorted grid with a total 
harmonic distortion (THD) of 5.1%. The results show that the grid currents injected into 
the grid further aggravate the distortion to give a THD of 7.78%. In fact, this current 
distortion is significantly higher compared to an L filter configuration from Figure 4.11 
in Chapter 4. This condition is a result of the ICF controller inability to reject the grid-
side current harmonics and also by the voltage-sensed SRF PLL limitation tuned at a high 












































Figure 5.5. ICF control performance in an ideal grid with a current step change.  
Table 5.1. LCL Filtered Grid-connected System Parameters. 
Circuit Parameters Value 
Grid Voltage vgrid 415Vrmsll 
Rated Power S 5kVA 
DC Link Voltage 2VDC 650V 
Nominal Frequency fnom 50Hz 
Switching Frequency fsw 10kHz 
Sampling Frequency fsamp 20kHz 
LCL Parameters Value 
Inverter Side Inductor L1 5mH 
Grid Side Inductor L2  4.2mH 
Filter Capacitance Cf  5µF 
LCL Resonant Frequency fr 1490Hz 
PLL Bandwidth fPLL 363Hz 
 
 78 
earlier noted in Chapter 2, this issue can be addressed by estimating the capacitor current 
and using it as a feedforward compensation to indirectly regulate the grid-side current. 
But these strategies require voltage sensors and increase the implementation complexity. 
 
To overcome the complexities with the control and synchronisation of LCL grid-
connected inverters under distorted grid condition, self-synchronising ICF control as 
shown in Figure 5.7 is now proposed. This structure maintains the standard PR stationary 
frame ICF control with the self-synchronising concept from Chapter 4, with an estimated 
capacitor current generated from the SOGI resonators of the current regulator used as a 
feedforward term for the current reference. It is this SOGI architecture that is the key 
enabling element for this new strategy. For this chapter, a non-adaptive resonant 
frequency set to the nominal grid frequency o  is used for the PR controller. However, 
this limitation will be made adaptive and solved as   in Chapter 6. 
 
Using the principles established in Chapter 4, a similar relationship for the self-













































Figure 5.6. Simulation results of ICF control performance under grid harmonic 
distortion regulating at 10Apk. 
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phase with the grid voltage. For an LCL grid-connected system, this relationship can be 
written as: 
 c gride v v       (5.2) 
where the SOGI resonator outputs are essentially in phase with the filter capacitor voltage 
and the grid voltage. Of course, this relationship assumes that the LCL filter impedance 
creates negligible voltage drop and phase shift at the fundamental frequency, which is 
reasonable since the LCL inductance parameters are typically sized so that their aggregate 
fundamental impedance does not exceed 0.05 per-unit [17]. However, since these filter 
inductances are well defined, the grid phase estimation can be improved by adding a 
compensation factor   as shown in Figure 5.8. 
Since the voltage drop across the LCL inductors mostly introduces a small 
quadrature phase shift, a PLL without filter impedance compensation will generate a 
phase reference that slightly leads the actual grid voltage phase. This effect is shown in 
Figure 5.9(a) for a fundamental cycle time domain simulation of an LCL grid-connected 


















































Figure 5.7. Self-synchronising ICF (SSICF) controller. 
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again. The main difference is that now the quadrature angle shift includes the total series 
filter inductance and the transport delay associated with the regularly sampled modulation 
process, i.e. 1.5dT T  [25] calculated using: 
 
*
1 2( )d o
o d
DC
i L L T
V
     (5.3) 
The resulting angular phase compensation in equation (5.3) is subtracted from the 
generated PLL phase output, viz: 
 PLL      (5.4) 
Figure 5.9(b) illustrates the effect of this compensation where the phase error between the 
generated current reference *i  and grid voltage gridv  are now eliminated, and the 
reference is precisely synchronised to the grid. Using this self-synchronising strategy 
allows the PLL bandwidth to be significantly increased while retaining the disturbance 
rejection performance of the PLL due to the inherent filtering of the PR+HC controller as 
earlier identified in Chapter 4. Hence, fast synchronisation with a clean grid phase angle 





































Figure 5.9. Phase difference of generated PLL reference against the grid voltage 
for one fundamental cycle; (a) Without impedance phase compensation 
(b) With impedance phase compensation 
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To obtain the capacitor current estimation for an LCL grid connected system, time 
domain expressions for the capacitor voltage and current must be obtained. The time 
domain capacitor voltage expression under steady state conditions can be written as: 
 ( ) sin( )c c ov t V t   (5.5) 
The current flowing through the capacitor is then the rate of voltage change across the 
capacitor, given by: 
 ( ) cos( )cc o c o
dvi t C C V t
dt
     (5.6) 
Applying the relationship from (5.2) , the time domain per phase output of the PR  current 
controller resonator can be expressed as: 




   (5.7) 
Passing the resonator output signal ( )e t  through the second integrator with a scaling 
factor of the squared resonant frequency 2o  , the signal entering the internal summation 
block of the SOGI resonator becomes: 
 


















  (5.8) 
To achieve an accurate estimation of the capacitor current so that ( ) ( )c ci t i t , the 
quadrature resonator output ce  is scaled by a gain factor ck  defined by: 
 c DCk CV    (5.9) 
The resulting estimated capacitor current then reduces to: 
 




i t k e t




  (5.10) 
A comparison of (5.6) and (5.10) shows that the estimated capacitor current is identical 
to that of the real capacitor current. Consequently, this estimated capacitor current from 
the SOGI resonator internal variable can be used as a feedforward term to indirectly 
regulate the grid current, according to: 
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 2 1( ) ( ) ( )ci t i t i t     (5.11) 
To effectively use this signal to estimate the capacitor current, it is important that 
multiple cascaded harmonic SOGI resonators are implemented in the PR controller. This 
is because a single fundamental frequency resonator can only eliminate the steady state 
error at this frequency, and any other grid harmonics will cause a disturbance that will 
appear at the SOGI output. These disturbances result in a harmonic error which degrades 
the capacitor current estimate. However, for a PR with HC controller, each harmonic 
SOGI resonator eliminates its high frequency harmonic current error without cross-talk 
between the harmonic frequencies. Consequently, each harmonic SOGI output is a pure 
sinusoidal tone at the applicable frequency which allows for an accurate capacitor current 
estimation via superposition. The overall transfer function of the feedforward capacitor 
current estimate therefore can be written as: 
    
2
( ) ( )
o
N
c c c c h
h
i s k e s e s

          (5.12) 
where the quadrature resonator output ( )ce s  is given by: 
  22 2( ) oc p r
o
e s k k i s
s

     (5.13) 









   as: 
    
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p r hc h
h h o
he s k k i s
s h

       (5.14) 
 
To analyse the performance of the SSICF control strategy, the overall SSICF 
control average model block diagram (shown in Figure 5.7) is first developed as shown 
in Figure 5.10(a) where the overall PR current controller with harmonic compensator 
transfer function ( )cG s  is given by: 




c p r r h
ho o
s sG s k k k
s s h 
         (5.15) 
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The control block diagram in Figure 5.10(a) is effectively a multiple-input and multiple-
output (MIMO) system which is complex to analyse. Hence, this control block needs to 
be reduced to a single-input and single-output system to simplify the analysis. To achieve 
this, (5.12) is first expanded and restated as: 
Figure 5.10. SSICF control block diagram reduction. 
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          (5.16) 
where the SOGI capacitor estimation transfer functions are incorporated into ( )rG s . 
Restated in this way, the capacitor current feedforward process forms a separate closed 
loop function as shown in Figure 5.10(b). This can be further simplified by closing the 
capacitor current feedforward estimate loop, viz: 
 1( )
1 ( )ci r
G s
G s
    (5.17) 
The final SISO system of the proposed strategy is shown in Figure 5.10(c) where it can 
now be used for analysis. 
Since the overall objective is to evaluate the control performance on the grid-side, 
the controller transfer function should be developed as a function of the grid-side current 
2i  . Using the final system simplification shown in Figure 5.10(c), the overall transfer 
function of the output grid current 2i  to the reference current  and the grid voltage gridv  
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  (5.18) 
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    (5.20) 
and the inverter with transport delay ( )invG s  as: 
 1.5( ) s Tinv DCG s V e
   (5.21) 
where T  is the sampling time. The overall transfer function in (5.18) consists of two 
terms which govern the tracking performance and disturbance rejection performance. It 
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should also be noted here that the effects of the PLL on this control loop are neglected 
because of the very high bandwidth that is achievable when it is synchronised to the PR 
SOGI resonator outputs. 
 
To evaluate the disturbance rejection capability of the SSICF control, a sensitivity 
analysis is performed on the second term in (5.18). The resulting closed loop disturbance 
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  (5.22)  
For standard ICF control, the capacitor current feedforward compensation is 
disabled by making ( ) 1
ci





1 1( ) 1
( ) ( ) 1g ICF c inv
Y s sL
sC s L C sCG s G s
          
  (5.23) 
The frequency response of (5.22) and (5.23) with the parameters defined earlier in Table 
5.1 is shown in Figure 5.11. 
Without capacitor current feedforward compensation, it can be seen that the grid 
side disturbance rejection admittance resonant notches shift away from the grid 
fundamental and ICF controller harmonic resonant frequencies. Consequently the 
disturbance rejection exactly at these frequencies is reduced, confirming the conventional 
understanding of the limited capability of ICF control to influence grid side harmonics. 
In contrast, with the SSICF controller, the grid side disturbance rejection admittance 
notches return exactly to their target frequencies. This represents a significant 
improvement in the system’s grid harmonic rejection capability because of the greatly 
reduced admittance magnitude at these frequencies. Hence the feedforward capacitor 
current compensation of the SSICF controller substantially improves its grid-side 
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harmonic disturbance rejection capability while still only requiring only one current 
sensor per phase. 
 
To investigate the stability characteristic of the SSICF controller, the plant transfer 
functions from (5.19) and (5.20) are discretized using a zero order hold (ZOH) transform, 
with the PR+HC current controller ( )cG s   replaced by its proportional gain in discrete 
time domain: 
 ( )c pG z k   (5.24) 
Using Tustin transformation pre-warping, the discretized PR SOGI capacitor 
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1 ( )ci r
G z
G z
    (5.26) 
The overall characteristic equation in discrete time form then becomes: 
 1 21 ( ) ( ) ( ) ( ) ( ) 0ci c invG z G z G z G z G z    (5.27) 
Plotting the root locus of the characteristic equation in (5.27) as shown in Figure 
5.12, it can be confirmed that the SSICF controller maintains the stability characteristic 
of the conventional ICF with inherent damping for an LCL resonant frequency that is 
below 6sf  . This is because the resonant poles initially are located inside the unit circle, 
which indicates a stable system. As the proportional gain pk  is increased, the root locus 
branches eventually track outside the unit circle, showing that the system has become 
unstable as would be expected. From Figure 5.12, it can also be seen how the SSICF 
controller has introduced several extra poles and zeros because of the PR SOGI capacitor 
current feedforward term, ( )
ci
G z  . However, since these poles are located within the unit 
circle, the stability characteristic of the overall system remains unchanged. Hence the 
gains of the new control strategy can be calculated in similar manner to conventional ICF 
control using concepts presented in [14], viz: 






























     (5.30) 
 
The concepts presented in this chapter have been verified in PSIM simulation, using 
the LCL grid-connected system with the parameters listed in Table 5.1. The simulated 
performance of the SSICF strategy is shown in Figure 5.13, aiming to regulate the grid 
side current to be in phase with the grid voltage for an ideal 50Hz condition. Note that for 
this simulation, in the same way the ICF was simulated in Figure 5.5, the filter capacitor 
was increased to 10µF to distinctively illustrate the power factor improvement achieved 
for the new strategy. As can be seen from Figure 5.13, the proposed SSICF control 






























































Figure 5.13. Transient response of the proposed SSICF control for a current step 
change of 5Apk to 10Apk. 
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from the PR SOGI internal variable, and subtracting this estimate from the PLL derived 
current reference to indirectly regulate the grid-side current much more accurately while 
achieving grid synchronisation. This figure also shows the comparison between the 
estimated fundamental capacitor current to the actual capacitor current, where a close 
match can be seen when the switching harmonics in this current are disregarded. This 
confirms the capacitor current estimation theoretical development. 
 It can also be seen that the transient response of the proposed controller to a step 
change in demand from 5Apk to 10Apk is essentially identical to the simulated response 
in Figure 5.5 which is expected since they have the same controller gain settings. Hence 
the stability predictions are validated. 
To investigate the harmonic rejection capability of the new controller, the grid was 
configured in the same way as simulated for ICF control, in Chapter 4, with a total THD 
of 5.1%. The harmonic rejection capability of SSICF control with the current regulated 
at 10Apk is shown in Figure 5.14. In comparison with ICF control harmonic rejection 
capability in Figure 5.6, it can be seen that a significant reduction in distortion is achieved 































































Figure 5.14. Simulation results of proposed control performance under grid 
harmonic distortion regulating at 10Apk. 
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estimation of the capacitor current and its harmonic contents compared to the actual 
capacitor current, as shown in Figure 5.14. Furthermore, the system maintains stability 
because of the inherent damping of ICF, and simultaneously rejects the grid-side current 
harmonics. This validates the SSICF controller disturbance rejection analysis. 
 
The proposed SSICF control strategy has been validated experimentally using a 
three phase current regulated converter connected to a grid source emulator, with the same 
parameters as used for simulation. 
The performance of the proposed control under a current step change from 5Apk to 
10 Apk is shown in Figure 5.15. This experimental result exhibits the same transient 
response as achieved in simulation (thus confirming the practical viability of the 
controller). Close observation of the zero crossings of the waveforms identifies that the 
grid current is in phase with the grid voltage, with a power factor of 1.0. This confirms 
the correct performance of the PLL and the filter impedance compensation strategy to 
achieve accurate grid synchronisation with a commanded unity power factor grid current. 
To further verify the performance of grid-side current regulation, the SSICF controller 
was commanded to produce 0A into the grid. The result is shown in Figure 5.16, where 
it is clear that a grid output current of 0A was successfully achieved with the PR SOGI 
capacitor current feedforward strategy, confirming that the LCL capacitor current was 
accurately compensated. 
Figure 5.15. Experimental transient response of SSICF for a current step change 
of 5Apk to 10Apk. 
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The disturbance rejection performance of the SSICF scheme when capacitor current 
feedforward compensation is disabled is shown in Figure 5.17. As predicted, the grid-side 
current harmonics are not fully attenuated, with a residual THD of 2.7% as identified in 
Figure 5.19. Furthermore, this attenuation occurs slightly away from the referred 
harmonic frequencies, as can also be seen in the harmonic spectrum shown in Figure 5.19, 
which agrees with the theoretical disturbance rejection sensitivity analysis. 
Figure 5.17. Experimental results for SSICF with capacitor current feedforward 
disabled. 
Figure 5.16. Experimental results for SSICF controller regulating at 0A. 
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In contrast, when capacitor current feedforward compensation is enabled, the grid-
side current harmonics are significantly attenuated to achieve a sinusoidal grid-side 
current as shown in Figure 5.18, with a measured THD, from Figure 5.19, of just 0.95%. 
These results confirm the significantly improved performance of the new SSICF strategy 
using just inverter side current measurements and PR stationary frame current controllers. 
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Figure 5.19. Experimental harmonic spectrum of SSICF control. 
Figure 5.18. Experimental results for SSICF with capacitor current estimation enabled. 
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This chapter has presented a new SSICF control strategy for LCL grid-connected 
inverters using only converter side current sensors, that self-synchronises to the grid and 
achieves accurate indirect grid current regulation. The technique uses the resonant state 
variables of a stationary frame proportional resonant (PR) controller with harmonic 
compensators to estimate the capacitor voltage and current, and adds a feed-forward 
capacitor current compensation correction to achieve accurate indirect grid current 
regulation. A further compensation term is then introduced into the PLL to compensate 
for the voltage drop across the filter inductors and thus better synchronise to the external 
grid. 
The proposed control strategy has been validated using simulation and experimental 
studies which demonstrates its ability to accurately regulate high quality grid currents 
while preserving the inherent damping characteristic of ICF control. This improved 
performance is achieved with minimal control complexity using only one stationary 







The previous chapter has shown how the self-synchronising strategy can be used to 
inject high quality grid side current for LCL grid-connected inverters under distorted grid 
conditions. However, the performance for the strategy has only been considered for a 
balanced 50Hz grid, which is not the case for a practical system where grid faults can 
occur, causing voltage imbalance and frequency variation. From the literature review, one 
of the main objectives of grid-connected inverters is to provide grid support and ancillary 
services such as Low Voltage Ride Through (LVRT) capability or reactive power support 
during grid faults. Hence, together their control and synchronisation strategies must be 
robust under these adverse grid conditions.  
This chapter1 now presents a self-synchronising control strategy which is robust to 
unbalanced and varying grid voltages using the concepts presented in Chapter 5. The 
strategy utilises the internal variables of the resonant current regulator to estimate the grid 
voltage sequence components. Consequently, the positive sequence estimation outputs 
are used to synchronise to the unbalanced grid by using only the SRF-PLL without any 
additional filters or complexity. In addition, their direct implementation on the a  and b  
 
1 The materials in this chapter were first published by the author in: 
[6] A. A. Nazib, D. G. Holmes, and B. P. McGrath, "Self-synchronising stationary frame current 
regulation for LCL grid-connected converters under unbalanced grid voltage conditions," in 2019 IEEE 
Energy Conversion Congress and Exposition (ECCE), 2019. 
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phase legs with the strategy allows these estimated sequence components to be obtained 
using only two current sensors. 
 
Stationary frame current regulation using PR regulators can be directly 
implemented on an unbalanced grid. However, their performance is reliant on the 
synchronisation unit which sets up the sinusoidal current reference. An imbalance in the 
grid while using a standard SRF-PLL, for instance, can cause double frequency 
oscillation, consequently generating a non-sinusoidal current reference. Hence, a more 
sophisticated form of PLL is needed under unbalanced grid conditions for a conventional 
current regulation system. 
 
The development in this chapter begins by first transforming the unbalanced grid 
voltage sequences in the stationary reference frame, using symmetrical component 
concepts which have been widely used to analyse such unbalanced voltage conditions 
[60, 72, 128, 129]. In general, unbalanced grid voltages can be expressed as the 
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                
  (6.1) 
where the operator a is equal to 120
oje . By using a standard Clarke transform, these phase 
voltages can be expressed as: 








          
  (6.3) 
Equation (6.1) and (6.2) can then be combined to give the resulting voltage sequence 















   





                
 
  (6.4) 
where v  and v  are the peak magnitudes of the positive and negative sequence grid 
voltages. Observing equation (6.4), it can be seen that the zero sequence voltage 
relationships have been omitted. The reason for this is that most grid-connected system 
employ a three wire three phase system. Hence the zero sequence components in this 
context are not relevant. 
 
In the presence of a grid fault, the current controller must be able to maintain stable 
positive and negative sequence current injection into the unbalanced grid. A failure under 
these conditions will negatively impact the overall distributed grid system which may 
lead to power quality problems and power losses [8, 130]. Under these adverse conditions, 
the PR stationary frame current controller (shown in Figure 6.1) has the added benefit of 
regulating both the positive and negative sequence currents simultaneously. This was 
earlier shown in Chapter 4 whereby the combination of both positive and negative 
sequence SRF-PI controller leads to the formation of a PR controller. The resulting PR 
stationary frame transfer function matrix with the cross-coupling cancellation on its 














































                        
  (6.5) 
Thus, unlike the PI synchronous frame implementation which requires a pair of PI 
current controllers in both the positive and negative sequence synchronous frames, a 
single pair of PR current controller is sufficient for current regulation under unbalanced 
grid. Hence, no modification is required for the stationary frame current control structure. 
 
The process of grid synchronisation under unbalanced grid conditions is more 
challenging due to the imbalance in the voltage’ magnitudes and a shift in their phase. As 
a consequence, the typical SRF-PLL measuring directly at the point of common coupling 
will produce a double frequency oscillation. This double frequency oscillation can be 
mathematically identified by converting the stationary frame voltage sequences into the 
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           (6.7) 
To remove the AC term in (6.6), it is necessary to extract the positive sequence 
component from the unbalanced grid voltages prior to feeding them into the SRF-PLL.  
From the literature and as presented earlier in Chapter 3, it has been shown that 
using the DSOGI structure allows direct extraction of the sequence components by 
utilising both the direct and quadrature signals from the two SOGIs. This has been the 
basis of many control techniques to extract sequence components for unbalanced grid 
conditions [43, 63, 96, 131]. Comparing the structure of the DSOGI in Chapter 3 against 
the resonant controller in Figure 6.1, it is immediately recognizable that the structure of 
the stationary frame resonant controller itself consists of two SOGIs. Hence, the 
understanding and operating principles of the conventional DSOGI-PLL sequence 
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extraction presented earlier in Chapter 3 can be directly applied to the self-synchronising 
strategy. 
 
This section details the self-synchronisation strategy for unbalanced grid 
conditions. First, the double frequency oscillation of the self-synchronising strategy is 
established. Then, using the principles from the DSOGI structure from the conventional 
approach in the literature, a new self-synchronising current controller is proposed which 
is robust against unbalanced grid conditions. 
 
Assuming the relationship from (5.2) where the grid phase angle is equal to the 
resonator output, still holds for an unbalanced grid condition, i.e.: 
 c gride v v       (6.8) 
the theoretical formulation for symmetrical voltage components from (6.1) to (6.6) can 
be directly applied to the resonator outputs of the current regulators. Hence the Clark 
transformed resonator outputs, e  can be expressed as the summation of positive and 
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  (6.9) 
where e  and e  are the peak magnitudes of the positive and negative sequence resonator 
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  (6.10) 
From (6.10), the same double frequency oscillation AC term in the synchronous 
frame  from the unbalanced SOGI resonators can be seen as with the physical voltages, 
and will similarly adversely impact the SRF-PLL performance. To support this position, 
consider the self-synchronising strategy concept from Chapter 5 configured as in Figure 
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6.2 with the PR resonant frequency made adaptive by feeding the estimated frequency 
from the PLL and using parameters in Table 6.1. Note that the harmonic compensators 
here are removed from the stationary PR current regulators since the purpose of this 
investigation is to show its performance under unbalanced grid conditions.  
Figure 6.3 shows the performance of the system injecting 5Apk current with a grid 
fault transient. From this figure, it can be seen that upon a grid fault transient, a double 
frequency oscillation is introduced into the estimated frequency and phase angle from the 
SRF-PLL. This double frequency oscillation is caused by imbalance between the 







































Figure 6.2. LCL filtered grid-connected converter with self-synchronising 
stationary frame current control. 
Table 6.1. LCL Filtered Grid-connected System Parameters. 
Circuit Parameters Value 
Grid Voltage vgrid 415Vrmsll 
Rated Power S 5kV A 
DC Link Voltage 2VDC 650V 
Nominal Frequency fnom 50Hz 
Switching Frequency fsw 10kHz 
Sampling Frequency fsamp 20kHz 
LCL Parameters Value 
Inverter Side Inductor L1 5mH 
Grid Side Inductor L2  4.2mH 
Filter Capacitance Cf  5µF 
LCL Resonant Frequency fr 1490Hz 
PLL Bandwidth fPLL 363Hz 
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current in Figure 6.3 becomes significantly distorted as a result of this oscillation which 
is also used to tune the PR resonant frequency. This double frequency oscillation is in 
agreement with the theoretical development in (6.10). 
 
 Section 6.1.3 has demonstrated how the positive sequence components of a set of 
unbalanced voltages can be determined by arithmetical summation of their direct and 
quadrature terms in the   stationary frame by measuring the three phase unbalanced 
voltages and using two SOGI-QSG [63]. This concept can be applied to the self-
synchronising strategy. However, for the self-synchronising strategy, the approach of [63] 
can be simplified, firstly by recognizing that because of the open loop strategy used to 
modulate phase leg c  defined by [25], the output modulation command is given by: 
 ( )c a bm m m     (6.11) 






































































Ideal Grid Unbalanced Grid Fault (50% sag)
e e 
Figure 6.3. Simulated response of self-synchronising strategy under unbalanced 
grid condition. 
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 ( )c a be e e       (6.12) 
This allows a reduced Clarke transformation to be used, viz: 




[ ] 1 2
3 3
T
       
  (6.14) 
These relationships are used to generate unbalanced   frame variables directly from 
their equivalent ab  quantities. 
Furthermore, because of the structural resemblance between the stationary frame 
current controller in Figure 6.1 and the DSOGI structure, the SOGI implementation of  
stationary frame PR current regulators is capable of intrinsically generating the direct and 
quadrature terms for each regulator in the abc  frame of reference. This direct term from 
the resonator of the current regulator is given by: 
 2 2( ) ( )x p r x
se s k k i s
s 
       (6.15) 
while the quadrature term can be written as: 
 2 2 2 2
1 1( ) ( ) ( )x p r x p r x
se s k k i s k k i s
s s s 
                 (6.16) 
where ,x a b . From (6.16), it can be seen that the cancellation of the complex variable 
s in the numerator means that the quadrature resonator output ( )xe s  is the integral of the 
direct resonator output ( )xe s . Furthermore, not only does this cancellation shift the signal 
phase by a lagging 90° as required, it also reduces its magnitude by a factor s . Hence 
this factor is essentially the magnitude of the fundamental frequency   at resonance.  
To obtain correct extraction of the positive and negative sequence components from 
the SOGI outputs, the quadrature signal ( )xe s  must be scaled by the fundamental 
resonant frequency to have the same magnitude as the direct resonator output ( )xe s , i.e.: 
 2 2( )x p r xe s k k is


        (6.17) 
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This scaling effect is illustrated in the frequency response in Figure 6.4 where the 
scaled quadrature resonator outputs ( )xe s  and the direct resonator outputs ( )xe s  now 
have an equal magnitude response at the fundamental resonant frequency. Furthermore, 
it should be noted that unlike the DSOGI structure which has a trade-off between its 
filtering capability and dynamic response determined by its damping factor k , the PR 
SOGI resonator outputs, as earlier discussed in Chapter 4, essentially avoid this trade-off 
to produce an intrinsic pure component at the resonant frequency with a dynamic response 
that is dependent only on the current controller bandwidth, which is set to its maximum 
possible value. 
To obtain the sequence components, the SOGI direct and scaled quadrature 
resonator outputs for both phases a and b  are first passed through a pair of reduced two 
channel input Clarke transforms as defined by (6.14), to produce stationary frame   
signals of: 
 ( ) [ ] ( )y xe s T e s    (6.18) 
and: 
 ( ) [ ] ( )y xe s T e s      (6.19) 
where ,y   . Applying the DSOGI positive sequence extraction approach from (3.7) 
in Chapter 3 to (6.18) and (6.19), the resulting time domain resonator positive sequence 
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  (6.21) 
The positive sequence extraction created by (6.20) provides a set of balanced 
synchronising signals that can be fed into the SRF-PLL. This allows it to create balanced 
three phase current references and accurately track the grid frequency, despite the 
unbalanced grid voltages. 
Figure 6.6 shows how these concepts can be combined to extract the resonator 
output sequence components from the PR SOGI internal variables, by inserting the 
Positive/Negative Sequence Calculation (PNSC) network between the phase a and b 
SOGI resonator outputs and the internal (scaled) quadrature variables, and the SRF-PLL 
inputs. 
 
To further improve the frequency estimation of the PLL used in Figure 6.6 to tune 
the PR stationary frame current controller resonant frequency and scale the PR SOGI 
quadrature resonator outputs is modified whereby the estimated PLL frequency   is 
taken from the integrator outputs instead of the output of the PLL loop filter, as shown in 
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Figure 6.6. Block diagram representation of proposed self-synchronising strategy 
for unbalanced grid condition. 
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created by the internal quantization noise, to create a noise-free frequency estimation even 
at a high PLL bandwidth. In the same way as earlier presented in Chapter 5, the PLL 






i L L T
V
     (6.22) 
where 1.5dT T  is the transport delay associated with the regularly sampled modulation 
process and *di  is the magnitude of the commanded current reference. 
 
The concepts presented in this chapter have been verified using a detailed PSIM 
simulation of the LCL grid-connected converter system, with parameters as listed in 
Table 6.1, under a variety of transient and unbalanced conditions. 
 
The performance of the self-synchronising control strategy during a transient single 
line to ground fault is shown in Figure 6.7. In this scenario, the system initially 
synchronises to a balanced grid with a balanced current injection of 5Apk. At t = 0.025s, 
a single line to ground fault is inflicted on phase a grid voltage to give a 50% voltage sag 
with a positive and negative sequence components of 0.833 0 . .V p u     and 
0.167 180 .V p u    . At this instant, the sequence extraction of the proposed control 
strategy rapidly extracts the positive and negative sequence components from the 
resonator outputs as seen in Figure 6.7. Meanwhile, the required balanced 5Apk currents 
are maintained despite the extreme unbalanced grid voltages as the controller continues 
to synchronise to the positive sequence voltages. 
At t = 0.085s, a 50% reference current step change is introduced. Following this 
step change, the transients in the currents are reflected onto the estimated PLL frequency 
as shown in Figure 6.7. However, the effect of this transient is negligible on the PR current 
controller and the regulated currents continue to accurately track their reference 
throughout the entire interval. Furthermore, observing the zero crossings of the grid 
voltage and the output grid-side current in Figure 6.7, it is clear that the control strategy 
fully compensates the filter capacitor current and filter impedances to accurately 
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synchronise to the positive sequence component irrespective of the level of voltage 
unbalance for the grid. 
The dynamic response capability of the control strategy injecting 5Apk current 
under a 20° phase jump and then a 5Hz frequency step change during the type B voltage 
sag is shown in Figure 6.8. Under these transient events, the system continues to maintain 
synchronisation and re-estimates the grid frequency well within one fundamental cycle 
while accurately regulating the grid-side current. Note that this one fundamental cycle is 
limited by the dependency of the PLL on the current regulator bandwidth and the time 
required by the resonators to adapt their resonant frequencies, in a similar manner to the 




























































































Unbalanced Grid Fault (Type B Sag)
5A Current Step Change
e e  
e  e
Figure 6.7. Transient response of the proposed control during a type B grid fault 
transient and a current step change. 
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The performance of the self-synchronising control strategy under a line-to-line fault 
is shown in Figure 6.9, where again the system initially synchronises to a balanced grid 
with a balanced current injection of 5Apk. At t = 0.025s, a type C grid fault is imposed 
on the grid to produce a positive sequence component and a negative sequence component 
of 0.742 0 . .V p u     and 0.258 0 .V p u    . Again, the proposed control is able to 
rapidly extract the positive and negative sequence components from the resonator outputs, 




























































































Unbalanced Grid Fault (Type B Sag)
fmeas fnom
          Δ Phase= -20° Δfrequency = +5Hz
e e  
e  e
Figure 6.8. Transient response of the proposed control for a phase jump and a 
frequency change under a type B grid fault. 
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The dynamic performance of the self-synchronising strategy under two transient 
events for the same grid fault is shown in Figure 6.10. As expected, the performance of 
the proposed strategy remains unchanged with the PLL frequency tracking and 
synchronisation achieved well within one fundamental cycle during the transient 
intervals. 
These results verify the robustness and effectiveness of the self-synchronising 
strategy under various transient and unbalanced grid conditions. This performance is 
achieved with minimal control complexity, using only two a  and b  phase current 





























































































Unbalanced Grid Fault (Type C Sag)
5A Current Step Change
e e  
e  e
Figure 6.9. Transient response of the proposed control during a type C grid fault 
transient and a current step change. 
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The self-synchronising control strategy has been experimentally validated using a 
three phase inverter prototype with the same parameters and setup as used in the 
simulation studies. 
The performance of the self-synchronising control strategy injecting 5Apk current 
during a type B transient grid fault with a 50% single phase voltage sag is shown in Figure 
6.11. Observing the zero crossings prior to the grid fault, it is clear that the proposed 
controller accurately synchronises to the grid, thus confirming the correct performance of 
the PLL when filter impedance compensation is incorporated. Furthermore, the 



























































































Unbalanced Grid Fault (Type C Sag)
fmeas fnom
          Δ Phase= -20° ΔFrequency = +5Hz
e e  
e  e
Figure 6.10. Transient response of the proposed control for a phase jump and a 
frequency change under a type C grid fault. 
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regulator allows the system to precisely regulate the output grid-side current at 5Apk. 
After the type B fault, the control system continues to regulate the grid side current to 
track the same reference command, despite the substantial level of voltage sag. It should 
be noted also that the spike in the output current at the moment that the voltage sag occurs, 
is caused by the transient response of the current regulator to the sudden change in grid 
voltage, while the commanded current reference is unaffected by the voltage sag. 
Figure 6.12 and Figure 6.13 shows the performance of the self-synchronising 
scheme regulating 5Apk during a frequency change under type B and C grid faults 
respectively. During the frequency step instance, the differences between the resonators’ 
resonant frequencies and the actual grid frequency momentarily causes phase errors in 
the regulated current. However the PLL under both these grid fault conditions rapidly 
tracks the frequency change well within one fundamental cycle to maintain accurate grid 
synchronisation and current regulation despite the unbalanced voltage conditions. These 
results agree with the simulation results presented in Figure 6.8 and Figure 6.10, 
confirming the robustness and practical viability of the proposed control strategy.  
Finally the transient response of the strategy for a reference current step change 
under both type B and type C unbalanced voltage sags are evaluated in Figure 6.14 and 
Figure 6.15. The system maintains synchronisation under both unbalanced grid conditions 
with a transient response that is almost identical to the simulation result in  Figure 6.7 and 
Figure 6.9. This result experimentally confirms that the transient response of the self-
synchronising system to a current step change is unaffected by operating into a grid with 
unbalanced voltages. 




Figure 6.12. Experimental performance of control strategy under a 5Hz frequency 
step up during a type B grid fault. 
Figure 6.13. Experimental performance of control strategy under a 5Hz frequency 





Figure 6.14. Experimental transient response of control strategy under a current 
step change for a Type B grid fault. 
Figure 6.15. Experimental transient response of control strategy under a current 
step change for a Type C grid fault. 
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A practical distributed grid system will inevitably experience grid faults and 
frequency variation. Hence, the grid-connected system must be resilient and provide fast 
synchronisation under these adverse conditions. This chapter has extended the self-
synchronising LCL grid-connected converter control strategy presented in Chapter 4 to 
make it resilient to unbalanced grid voltages and frequency variation. The strategy utilizes 
the internal stationary frame PR resonator variables to both estimate the LCL filter 
capacitor current and extract the grid voltage positive and negative sequence components. 
This allows the system to achieve excellent grid-side current regulation and fast self-
synchronisation under both balanced and unbalanced grid conditions with only two 
current sensors and minimal control complexity. In addition, the PR stationary frame 
current controller resonant frequency in this chapter is made adaptive using a modified 
SRF-PLL which mitigates noise amplification at high PLL bandwidth. The effectiveness 






The previous chapters have shown how the SOGI resonators of the PR stationary 
frame current regulator can be used to not only estimate the filter capacitor currents but 
also to identify the grid phase angle and frequency with excellent harmonic attenuation. 
However, in order to obtain the grid frequency and phase angle information, a dedicated 
synchronisation unit, in this context a PLL, is still required, which must be properly tuned 
to achieve a stable operation. 
This chapter1 proposes an integrated self-synchronising stationary frame control 
strategy for grid connected converters that eliminates the need for a PLL thus avoiding 
the need to tune its loop filter. The controller directly uses the quadrature outputs of the 
fundamental frequency PR SOGI resonators to determine the grid voltage phase angle, 
while using the quadrature component of the current errors as inputs to a frequency locked 
loop (FLL) to track variations in grid frequency. Multiple cascaded harmonic 
compensators are then added to enhance the disturbance rejection capability under 
distorted grid conditions.  
  
 
1 The materials in this chapter were first published by the author in: 
[5] A. A. Nazib, D. G. Holmes, and B. P. McGrath, "A Self-Synchronising Stationary Frame Current 
Control Strategy for Grid-Connected Converters with Integrated Frequency Tracking," in 2019 IEEE 10th 




Figure 7.2 shows the control structure of the new self-synchronising control 
strategy. The central core is a conventional pair of ab  stationary frame PR current 
regulators with cascaded harmonic compensators. The quadrature outputs of the 
fundamental resonators of these regulators, ae  and be  are passed through a Clarke 
transform to give the orthogonal e  and e  signals. These signals are fed through a four 
quadrant atan2 function and a filter impedance compensation angle is added, to generate 
an internal estimate of the grid voltage phase angle   . This angle is then used to generate 
the stationary frame current references, instead of using the output of a conventional 
separate PLL synchronisation unit. 
When the grid frequency is different from the tuned resonant frequency of the PR 
current regulators, they will produce a current error as their regulation performance 
degrades. For this new control scheme, this error is fed into a FLL to generate an estimate 
of the actual grid frequency, which is then used to adapt the tuned frequency of the PR 
resonators to match the actual grid frequency.  
 
Figure 7.1 shows the per-phase average model block diagram of the stationary 
frame current regulator for the L filtered grid-connected inverter which is essentially 
equivalent to the average model block diagram presented in Chapter 4. Hence the overall 




















Figure 7.1. Per-phase average model block diagram of the stationary frame current 
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Figure 7.2. Proposed integrated self-synchronising stationary frame current 
regulator. 
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For convenience, the overall closed loop transfer function and the current error ( )i s , as 
a function of control and disturbance input is repeated here and given by: 
 * *
( ) ( ) ( ) ( )
( ) ( ) ( )
1 ( ) ( ) ( ) 1 ( ) ( ) ( )
c inv p p
grid
c inv p c inv p
G s G s G s G s
i s i s v s
G s G s G s G s G s G s
       
  (7.1) 
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( ) ( )
( )1( ) ( ) ( )




c inv p c inv p
i s i s
G s
i s i s v s
G s G s G s G s G s G s
 
    
 (7.2) 
The current error in (7.2) comprises a closed loop tracking error, ( )ii s  and a 
closed loop disturbance rejection error ( )di s . Hence the closed loop tracking error 
sensitivity is given by: 
 *
( ) 1( )





i s G s G s G s
     (7.3) 
while the disturbance rejection error sensitivity is given by: 
 
( )( )( )
( ) 1 ( ) ( ) ( )
pd
d
grid c inv p
G si sS s
v s G s G s G s
     (7.4) 
For an optimally tuned PR current controller, with a grid frequency that is equal to 
the PR controller resonant frequency, i.e. grid  , the very large denominator term in 
(7.1) when s j  reduces the current error ( )i s  to zero. Hence the PR + HC 
controllers shown in Figure 7.2 will essentially eliminate errors between the reference 
target and the inverter output current, i.e. 0i i     . Consequently, the contribution 
of the proportional gain path to the modulation command m  and m  will be negligible 
and the outputs of the fundamental and the harmonic resonators will essentially be the 
inverter modulation commands. If it is assumed that the fundamental component voltage 
drop across the converter output filter is small, these commands therefore define a 
converter output voltage that is effectively the same as the grid voltage. This means that 
the outputs of the fundamental resonator and the fundamental grid   voltages will have 
virtually the same phase angle, i.e.: 
 gride v     (7.5) 
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This relationship is further supported by the frequency response shown in Figure 
4.18 from Chapter 4. Alternatively, the quadrature resonator outputs, e  and e  can be 
used to similarly identify the grid voltage phase angle according to: 
 90 gride v       (7.6) 
Using (7.6) improves the elimination of transient effects on this phase angle 
estimation. This can be recognized by looking at the internal fundamental frequency 
SOGI resonator input-output transfer functions, viz: 
 2 2( ) ( )p r
se s k k i s
s 
       (7.7) 
 2 2 2 2
1 1( ) ( ) ( )p r p r
se s k k i s k k i s
s s s 
                 (7.8) 
where it can be seen that since the quadrature resonator outputs, ( )e s  are the integral of 
the direct resonator modulation outputs ( )e s , these outputs incorporate an inherent low 
pass filtering effect further limiting the influence of grid transient voltages.  
Figure 7.3 further illustrates this filtering contribution, by comparing the Bode plots 
of (7.7) and (7.8). Clearly, while the quadrature resonator output magnitude response still 
provides infinite gain at the resonant frequency, its response rolls off more rapidly than 
the direct resonator output at 40dB/decade above this frequency. In fact, the magnitude 
response of the quadrature resonator output is less sensitive at all frequencies (except for 
( )e s
( )e s
Figure 7.3. Frequency response of internal resonator outputs of PR current 
controller. 
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the resonant peak) compared to the direct resonator output. Hence these are the preferred 
signals to use to self-synchronise. 
From (7.6), it can be identified that the phase angles of the ( )e s  resonator signals 
match (in quadrature) the grid phase angles. Hence they can be combined using a four 
quadrant atan2 function as illustrated in Figure 7.4 to generate a (quadrature) self-
synchronising estimate of the PCC voltage phase angle  . This estimate can be easily 
corrected back to the grid phase angle by adding a 90° phase offset to the output of the 
atan2 function. The estimated phase angle can then be further improved by subtracting 
from the result, the small quadrature phase angle lead introduced by the voltage drop 
across the filter inductor and by the modulation transport delay in the same way achieved 










      (7.9) 
Note that the quadrature filter inductor compensation component given by (7.9) is 
dependent on the commanded inverter current. The resultant phase angle   is then used 
to create the current controller reference targets, viz: 
       (7.10) 
 Since the self-synchronising strategy requires no gain tuning to estimate the grid 
voltage phase angle, its dynamic performance depends only on the dynamic response of 
the current regulators. For a high bandwidth response, the gains of these controllers can 



















   (7.13) 





Figure 7.4. Phase estimation from integrated self-synchronising strategy.  
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For stationary frame PR current controllers, a grid frequency estimate is required to 
continuously tune their PR SOGIs so that they can maintain accurate current regulation 
as this frequency varies. For this system, this issue is addressed by adding a FLL as shown 
in Figure 7.5 to the self-synchronising system. 
When the grid frequency does not match the PR controller resonant frequency, i.e. 
grid  , the degrading performance of the SOGI resonators will create a nonzero 
current error, i.e. ( ) 0i s  , as the denominator term in (7.2) reduces. The magnitude of 
this error increases as the fundamental grid frequency deviates away from the resonant 
frequency, while its phase increases either positively or negatively depending on the 
polarity of the frequency mismatch (i.e. grid   or grid   ). Hence its quadrature 
component  qi  can be used to adaptively tune the resonant frequency of the PR current 
controllers by regulating it back to zero using a FLL (the sign of the quadrature error 
provides the necessary information about which direction to adjust the frequency tuning). 
This component can be calculated by multiplying the orthogonal SOGI resonator outputs, 
e  and e , which are in phase with the grid voltage, by the PR orthogonal current 
regulator errors, to obtain: 
       
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where   is the phase deviation of the current regulation errors i  and i , and Kˆ  is 
determined by the magnitude of the resonator outputs and the regulator current error. With 










Figure 7.5. FLL from integrated self-synchronising strategy 
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(7.4) shown in Figure 7.6 and using the formulation in (7.14), qi  will be zero when 
grid  , positive when grid   and negative when grid  . 
For the system in this thesis where the grid voltage magnitude is significantly larger 
than the injected current, from (7.2) the closed loop disturbance error will dominate the 
overall current error, i.e.: 
 ( ) ( )di s i s     (7.15) 
This error is proportional to gridv  for any particular frequency error. Hence the 
magnitude of the quadrature current error can be normalised by dividing qi  by: 
 2 2ˆ ( )grid DCK e v V e e        (7.16) 
This normalized error is then integrated with a gain of  , and the nominal fundamental 







          (7.17) 
This frequency is used to adjust the resonant frequency of the PR current controller and 
thus achieve the frequency adaptive mechanism. Note that the normalization term in 
(7.16) eliminates the dependence of qi  on the SOGI resonator and grid voltage 
magnitudes. 
( )dS s
grid  grid grid 
Figure 7.6. Closed loop disturbance rejection error sensitivity frequency response. 
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Comparing (7.14) to the PLL synchronous frame transform in (4.19) from Chapter 
4, it is instructive to identify that (7.14) is essentially a Park transform. In fact, the whole 
frequency adaptive mechanism is similar to a PLL mechanism. However, the difference 
is that a PLL locks on the phase in the synchronous frame whereas the FLL locks onto 
the frequency in the stationary frame. This has the advantage that the FLL output feeds 
into the resonators for frequency retuning and it is also less sensitive to phase jump then 
a PLL. 
 
The concepts presented in this chapter have been verified in a detailed PSIM 
simulation, using the same grid-connected system shown in Figure 4.1 from Chapter 4 
with the parameters listed in Table 7.1 under various transient conditions. The FLL gain 
constant,  , has been adjusted to achieve the best transient response. 
Figure 7.7 shows the performance of the proposed controller under ideal grid 
conditions for a 50% demanded current step change from 5Apk to 10Apk at t=0.064s, 
followed by a 5Hz grid frequency change at t=0.102s, and a phase jump of -20° at 
t=0.15s. The results show how the estimated phase angle of the self-synchronising 
strategy remains in phase with the grid voltage to achieve grid synchronisation throughout 
these transient events. It can also be seen that at the instance of the current step change, 
the dynamic response of this step change is momentarily reflected onto the estimated 
frequency. This is because the frequency estimation is solely reliant on the current error 
Table 7.1. Integrated Self-synchronising System Parameters 
Circuit Parameters Value 
Grid Voltage vgrid 415Vrmsll 
Rated Power S 5kVA 
DC Link Voltage 2VDC 650V 
Nominal Frequency fnom 50Hz 
Switching Frequency fsw 10kHz 
Sampling Frequency fsamp 20kHz 
L Parameters Value 
Inverter Side Inductor Lf 5mH 
Controller Gains Value 
Proportional Gain kp  0.1704A-1 
Resonant Gain kr 698.13s-1 
FLL Gain λ 4800 
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and its transient response. However, the ability of the current controller to maintain 
accurate current regulation and grid synchronisation is unaffected, as shown in Figure 
7.7.  
Closer inspection of the 5Hz frequency step change in Figure 7.7 shows how the 
proposed controller can re-estimate the frequency change well within one fundamental 
cycle after the event, to maintain current regulation and grid synchronisation. This is again 
demonstrated for the phase jump at t=0.15s. Moreover, the phase angle estimation from 
the proposed controller has a smooth transition after the phase step as a result of using the 














































































 50% Current 
Step Change ΔPhase = -20° ΔFrequency = +5Hz
i i
Figure 7.7. Simulation results for a current step, frequency change and phase jump 
under ideal grid condition. 
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Figure 7.8 shows the transient performance of the integrated self-synchronising 
strategy under distorted grid conditions with 5th (4%), 7th (3%) and 11th (1%) harmonic 
components, for the same transient events as the ideal grid conditions. Comparing Figure 
7.7 and Figure 7.8, it can be seen how the dynamic performance of the proposed controller 
is essentially the same for both cases, with each transient response settling well within 
one fundamental cycle. It can also be seen how the inclusion of harmonic compensators 
avoids any harmonic distortion in the current error and hence the estimated frequency is 
free from distortion. Furthermore, during the frequency step change, the PR current 
controller adjusts its resonant frequency using the clean frequency estimation from the 
FLL, to achieve robust disturbance rejection without any harmonic interference. It should 
be noted that the entire system response is achieved using only a stationary frame PR + 
HC current controller, which significantly reduces the complexity and loop filter tuning 














































































Distorted Grid Condition (THD=5%)
 50% Current 
Step Change ΔPhase = -20° ΔFrequency = +5Hz
Figure 7.8. Simulation results for a current step, frequency change and phase 
jump under distorted grid conditions. 
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The performance of the proposed integrated self-synchronising current control 
strategy has been physically verified using an experimental prototype system with the 
same parameters as the simulation system. 
Figure 7.9 shows the transient performance of the integrated self-synchronising 
strategy under a current step change from 5Apk to 10Apk. Exactly the same transient 
response can be observed as was achieved in simulation.  Close observation of the zero 
crossings of the grid voltage and current also shows that the system maintains perfect grid 
synchronisation throughout the whole interval, and in particular through the current step 
change event. This confirms that the influence of the reflected current regulation transient 
dynamic on the estimated frequency is negligible, and does not affect the current 
regulation and grid synchronisation performance. Figure 7.10 demonstrates the 
disturbance rejection performance of the new integrated control scheme with the same 
current step change under distorted grid conditions. Again the system maintains accurate 
grid synchronisation and excellent current harmonic attenuation with no sign of 
synchronisation distortion because of the grid harmonics. 
Next, the experimental performance of the integrated controller under ideal grid 
conditions with a grid frequency step change of 5Hz  and then 5Hz  is shown in Figure 
7.11 and Figure 7.12. As anticipated, the system adapts to the frequency change well 
within one fundamental cycle so that the current error can be rapidly regulated back to 
zero, while maintaining accurate grid synchronization. This further confirms the practical 
viability of the proposed controller. 
Finally, Figure 7.13 and Figure 7.14 show the experimental disturbance rejection 
performance of the integrated control system under the same distorted grid conditions 
with a total harmonic distortion (THD) of 5%. After the frequency step change occurs, 
the system rapidly tracks the grid frequency to adapt the PR current controller and its 
harmonic compensators resonant frequencies to the new grid frequency. As would be 
anticipated, it can be seen in these figures how a little harmonic distortion briefly appears 
in the regulated current immediately after the frequency step change, until the PR 
resonators are adapted by the FLL tracking and their regulation performance returns to 
accurate current regulation. However, throughout the event, the system maintains 
excellent synchronisation with the grid voltage as can be seen by looking at the zero 
crossings of the regulated currents against the grid voltage. 
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Figure 7.10. Experimental response of proposed control for a current step change 
of 5Apk to 10Apk under distorted grid conditions. 
Figure 7.9. Experimental response of proposed control for a current step change of 
5Apk to 10Apk under ideal grid conditions. 
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Figure 7.11. Experimental response of proposed control for a frequency step up of 
5Hz under ideal grid conditions. 
Figure 7.12. Experimental response of proposed control for a frequency step down 
of 5Hz under ideal grid conditions. 
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Figure 7.13. Experimental response of proposed control for a frequency step up of 
5Hz under distorted grid conditions. 
Figure 7.14. Experimental response of proposed control for a frequency step down 
of 5Hz under distorted grid conditions. 
 130 
 
This chapter has presented a new integrated self-synchronising current regulation 
strategy which avoids the complexity and tuning process of a separate grid 
synchronisation unit. The technique identifies that the quadrature outputs of the 
fundamental frequency stationary frame PR SOGI resonators are effectively in quadrature 
with the grid phase angle, with an inherent filtering characteristic, and so can be used to 
estimate the quadrature grid phase angle. A compensation term is then introduced to 
adjust for this 90° phase lag and the voltage drop across the filter inductor, to create a grid 
phase angle estimate that does not require an external PLL. A frequency locked loop is 
then added to the system to estimate the grid frequency and adaptively tune the resonators 





The previous chapters have developed a self-synchronising stationary frame current 
regulator for grid-following inverters which achieves excellent performance under 
adverse grid conditions. 
This chapter1  proceeds by extending the self-synchronising concept to voltage 
regulation for grid-forming inverters. The interaction between the self-synchronisation 
with the PR stationary frame voltage regulator and a current feedback loop via a virtual 
resistor exhibits a natural power factor droop response in the overall system. This enables 
the system to autonomously share loads without an outer power control loop, thus 
reducing the complexity of its implementation. Furthermore, combining the self-
synchronising voltage controller with a standard load decoupling strategy as used in UPS 
systems results in a high quality voltage regulation under various loading conditions. 
  
 
1 The materials in this chapter were first published by the author in: 
[3] A. A. Nazib, D. G. Holmes, and B. P. McGrath, "High Quality Voltage Regulation of Single Phase 
Autonomous Microgrids Under Nonlinear Load Conditions," in 2018 IEEE Energy Conversion Congress 
and Exposition (ECCE), 2018, pp. 5169-5176. 
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The DG operation in grid-forming mode has to accommodate an ever changing 
variety of unknown and potentially non-linear loads while maintaining the microgrid 
voltage and frequency within defined operating limits, to ensure a high quality consumer 
power supply [7, 132]. It is also preferable to share the delivered load power relatively 
evenly between the multiple DG’s within the microgrid, without requiring inter-DG 
communication, complicated startup and sharing algorithms or specific knowledge of the 
interconnecting line impedances between the DGs and the microgrid loads [133, 134]. 
The conventional approach to address these issues is to use a cascaded multiloop 
structure [7], where an inner current regulation loop is driven by an outer voltage 
regulation loop, with its voltage reference in turn determined by an overarching 
real/reactive power sharing loop. This power loop uses well established real power-
frequency ( P f ) and reactive power-voltage (Q V ) droop relationships taken from 
rotating machine-based power systems to autonomously share real and reactive power 
between DG modules without requiring communication. However the approach has 
several drawbacks [135], such as: 
 Microgrids usually operate at low voltages, where the interconnecting network 
lines are predominately resistive. This combines the conventional P f and 
Q f  relationships of a power system network with alternative P V and Q f
relationships, creating a coupled P Q  relationship that is harder to control and can 
be significantly influenced by unequal line impedances. 
 A slow dynamic response to load changes, since real power ( P ) and reactive 
power (Q ) must be calculated from the measured PCC voltage and current, and 
then low pass filtered (LPF) to eliminate harmonic ripple and load unbalance. This 
is a particular problem for single phase DGs, where the twice fundamental power 
flow ripple requires a very low LPF cut-off frequency. 
 An inability to balance nonlinear loads, since the harmonic content of these load 
currents is above the power measurement cut-off frequency. 
 Complex design strategies [136, 137], which attempt to overcome the above 
limitations of droop control when applied to inverter based DGs in a microgrid 
structure. 
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The fundamental limitation of the droop approach is that the droop characteristic of 
an inverter based DG is a programmed closed-loop response. Hence its reaction to 
dynamic load changes and non-linear load currents will always be relatively slow, since 
it has to first measure variations in DG power delivery, and then command an appropriate 
operating change in response. As a consequence, the microgrid voltage quality and power 
sharing between the DGs will always be compromised. 
Quite recently, a new approach to control grid-forming DGs has been proposed 
[135] that does not require an outer loop droop implementation and hence has a much 
faster dynamic response to load changes. With this approach, the reference of a PR 
voltage regulator is generated by a SRF-PLL from the DG unit output voltage, with a 
virtual impedance voltage droop subtracted from this reference to force power sharing 
between interconnected DGs. The PLL also provides an inherent Q f  response which 
allows the DGs to still share load even when the load power factor is not unity. However, 
the approach has only been presented for three phase microgrid systems so far, and its 
more general applicability is yet to be fully explored.  
This chapter addresses this issue, by extending the approach to suit a single phase 
microgrid system, and incorporating capacitor filter current feedback [54] into the voltage 
regulation loop to significantly improve the voltage regulation at the PCC when supplying 
even severe non-linear loads such as diode rectifiers. In fact, the architecture of the control 
strategy can be regarded as a self-synchronising voltage regulator as it synchronises to its 
own regulated voltage. The resulting system achieves a substantial improvement in both 
power sharing and voltage quality for a single phase microgrid. 
 
Figure 8.1 shows a conceptual structure of a stand-alone grid-forming microgrid, 
made up of two single phase inverters with inductive-capacitive (LC) ac output filters that 
are connected to a common PCC bus through separate feeder lines. The PCC feeds a 
microgrid load that is an unknown combination of linear loads with an uncertain power 
factor, and non-linear electronic type loads such as a diode rectifier feeding into a DC 
filter capacitor. The challenge for grid-forming operation with this type of load system is 
for the DG units to maintain a high quality voltage at the PCC, regardless of what load 
elements are connected.  
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The proposed approach combines high performance voltage regulation using UPS 
concepts, with a single phase SOGI-SRF PLL to self synchronise each DG unit to the 
PCC and create its voltage reference, and then a virtual impedance droop to adjust this 
reference to share real and reactive power equally between each DG. Figure 8.2 shows 
the overall structure of this controller. Each major section will now be analysed in detail.  
 
From UPS research it is known that one of the most effective ways to achieve a 
high quality near sinusoidal inverter output voltage when feeding a non-linear load, is to 
use a dual loop controller with a Proportional+Resonant (PR) outer voltage regulation 
loop that commands a inner filter capacitor current regulator. The use of a PR regulator 
in the outer voltage loop eliminates steady state voltage error at the target fundamental 
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Figure 8.2. Block diagram representation of the proposed single phase DG controller for 
grid-forming operation. 
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current) minimizes the output voltage disturbance sensitivity to load current transients. 
Furthermore, since the role of the inner current regulation loop is primarily to reduce 
transient output voltage disturbances, a simple proportional regulator with gain ak   is all 
that is required for this inner loop.  
The transfer function of a PR compensator for the outer voltage regulation loop is 
given by: 
    2 21v p r o
sG s k k
s 
     
  (8.1) 
where pk  is its proportional gain, rk  is its resonant gain and o  is the constant 
fundamental target frequency (50Hz). 
Neglecting (for the moment) the additional load current decoupling feedback 
compensation shown in Figure 8.2, the inverter switched voltage output produced by the 
inner current regulation loop is given by: 
 
     




inv DC a DG c
DC a DG DG
v s V k i s i s
V k i s i s i s
   
    
  (8.2) 
where,  *DGi s , the commanded current, is determined by the outer voltage regulation 
loop as: 
        * *DG v DG DGi s G s v s v s      (8.3) 
and  *DGv s  is the target inverter output voltage (as yet without virtual impedance droop). 
Next, using simple circuit theory, the inverter-side current,  1i s , is given by: 
      1 inv DG
f f
v s v s
i s
R sL
    (8.4) 
where fR  is the resistance of the inverter filter inductor. Similarly, the inverter output 
voltage, i.e. the voltage across the inverter output filter capacitor, is given by: 
      1 DGDG
f
i s i s
v s
sC
   (8.5) 
Combining (8.2) to (8.5) gives: 
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  (8.6) 
This result defines the complete system closed loop transfer function for the dual 
loop controller, where  clG s  is the closed loop gain of the system and  oZ s  is the 
closed loop system output impedance. The first term of (8.6) determines the tracking error 
of the voltage regulator, while the second term determines the output voltage disturbance 
rejection for load current variations. 
Since  v oG j  approaches infinity at os j , substituting (8.1) into (8.6) makes 
the closed loop gain ( )clG s  go to unity and the output impedance ( )oZ s  go to zero. 
Hence the steady state voltage regulation and disturbance rejection at the resonant 
frequency is extremely good. However, for transient load current changes, or non-linear 
loads with significant harmonic currents, the output impedance is no longer zero away 
from ,os j  and the voltage regulation response and disturbance rejection degrade 
accordingly. While to some extent unavoidable, this disturbance rejection degradation 
can be mitigated by adding load current derivative feedback to the current regulator 
command, defined by: 
    d f DG DCi s sL i s V   (8.7) 
as shown in Figure 8.2. This additional compensation is particularly important for diode 
rectifier loads, since their harmonic current content is very challenging to compensate. 
 
The SOGI-based PLL shown in Figure 8.3 is used to self-synchronise and generate 
the sinusoidal voltage reference signal for each DG regulation system. In a similar manner 
to a DSOGI-PLL earlier discussed in Chapter 3, the structure uses a single SOGI-QSG to 
produce two quadrature signals from the measured single phase DG output voltage, i.e. 
v  and v , respectively, and a SRF-PLL to estimate the voltage phase angle and 
frequency of this voltage. This type of structure is widely used in single-phase systems 
because of its ability to generate two quadrature signals from a single phase input voltage 
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signal. Furthermore, its ability to attenuate voltage harmonics makes it ideal for use when 
the DG output voltage is distorted by nonlinear load currents. 
The SOGI-QSG section is formed by a second order generalized integrator with 
unity feedback. The closed loop transfer functions of the structure relating the inputs to 
the outputs are given by: 
       22DG
v s k sD s
v s s k s
 
       (8.8) 
       22DG
v s kQ s
v s s k s
 
       (8.9) 
where the damping factor k , affects the harmonic rejection and dynamic performance of 
the SOGI. The generated signals pass through a Park transformation to create direct and 
quadrature voltages in the dq  synchronous frame of (repeated here for clarity): 
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  (8.10) 
where PLL  is the phase angle generated by regulating the q-axis voltage to zero using a 
PI loop filter of the form: 
   _1 i PLLPLL kLF s k s
    




























Figure 8.3. Single phase SOGI-PLL. 
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For the SRF-PLL, the q-axis voltage signal is normalized by the filtered voltage, 
ˆdv  before it is fed into the loop filter, to remove the effects of voltage amplitude variations 
on the loop filter gains, viz: 





    (8.12) 
where LPF  is the cut-off frequency for the first order low pass filter selected as in (3.23)
from Chapter 3. Finally, the loop filter output is added to the nominal fundamental 
frequency o , to give the estimated frequency  , which is then integrated to give the 
estimated phase angle PLL . This phase angle is fed back into the PLL Park transform 
(8.10) in the usual way. Similarly, the estimated frequency,   is fed back into the SOGI-
QSG to make it frequency adaptive to any changes in the frequency of the DG output 
voltage. 
In a similar manner to Chapter 3, the SOGI-SRF PLL was tuned using the approach 
presented in [10], with the damping coefficient selected to be 2k   to provide a 
balanced tradeoff between disturbance rejection and PLL dynamic performance. Within 
the loop filter, the PLL proportional gain PLLk  can then be obtained as: 
 2PLL ck f   (8.13) 
where cf  is the cutoff frequency which determines the PLL bandwidth. For this system, 
cf   is selected to be 22Hz. 
Finally, the PLL integral gain is calculated using: 
 _i PLL PLLk k g   (8.14) 
where 2.4g   is a coefficient which reflects the transient performance of the PLL under 
frequency and phase step changes. 
 
It is well understood for three phase systems that using virtual impedance to droop 
the voltage reference magnitude provides a very effective load current sharing mechanism 
for microgrid systems [6]. For such systems, this compensation is usually done in the 
synchronous frame, to achieve precise sharing and decoupling of both the real and the 
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reactive power load. However, this approach is not readily applicable to a single phase 
system, which effectively integrates both a positive and a negative sequence controller 
into a single system in the stationary frame. Hence the approach proposed in this paper 
uses similar concepts, but in the stationary frame, as shown in Figure 8.1. This changes 
the closed loop transfer function of (8.6) to: 
 
         
       
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DG cl DG DG o DG
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v s G s v m i s Z s i s
G s v Z s mG s i s
     
    
  (8.15) 
where m  denotes the virtual impedance coefficient which determines the active power 
sharing ratio between the DG units. Similarly, the reactive power sharing ratio between 
the DG units can be adjusted by introducing the n m  term within the error in the PR 
voltage regulator and varying n. This modifies the voltage PR regulator to become: 
  2 2( ) 1v p r o
n sG s k k
m s 
     
  (8.16) 
In the next section, the sharing mechanism will be explicitly analyzed from a virtual 
impedance perspective. 
 
Virtual impedance-based control has been widely used to compensate for line 
impedance mismatch and improve the performance of conventional droop sharing 
systems [8]. More specifically, using a virtual resistance improves active power sharing 
while using a virtual inductance improves reactive power sharing [12]. This section now 
explains how this sharing mechanism works with the virtual impedance strategy used in 
this chapter, achieving an intrinsic power factor-frequency (pf-f) droop response and 
creating an adaptive virtual reactance which supports both real and reactive power 
sharing.  
To determine the response of the overall system with virtual impedance, it is 
necessary to include the line impedance and load admittance within the plant. Figure 8.4 
shows the Laplace-domain block diagram structure of these elements with the virtual 
impedance droop term m . Using the transfer function from (8.15) with the inclusion of 
line impedance, ( )lineZ s  and load admittance, ( )loadY s  from Figure 8.4, the overall system 
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transfer function relating the output voltage and the target reference voltage now 
becomes: 
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    (8.18) 
 ( )line line lineZ s R sL    (8.19) 
Figure 8.5 shows the frequency response of this system, ( )sysG s , which illustrates 
how the virtual impedance control feedback, the fixed frequency PR voltage regulator 
and the PLL together provide the droop response and sharing mechanism. Initially, the 
constant PR voltage regulator nominal fundamental frequency 50o Hz   , is the system 
frequency set-point. The PLL then tracks the output voltage phase and frequency 
generated by the PR voltage regulator, to set a continuing voltage phase and frequency 
reference.  
For a unity power factor load, the system frequency settles at the PR voltage 
fundamental target frequency, 50o Hz   with 0° phase angle, as shown in Figure 8.5. 
The output current feedback for each DG unit flowing through its virtual impedance 
coefficient m , then shapes its output impedance to be resistive, causing a voltage drop in 
its reference voltage. This reduces its output voltage magnitude below 0db as can be seen 
in the Bode magnitude plot in Figure 8.5, and thus makes the DG units share the microgrid 

















Figure 8.4. Laplace domain block diagram of a virtual impedance integrated with 
line and load impedance terms. 
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introduce more voltage drop. Figure 8.6(a) shows a Thevenin equivalent of the closed 
loop PR voltage regulator when supplying a unity power factor load. 
For a non-unity power factor load, the output current feedback flowing through the 
virtual impedance coefficient, m , initially creates an error in the voltage PR regulator. 
This leads to a phase difference between the output load current and the commanded 
reference voltage which the PLL tracks, either increasing or decreasing the reference 
voltage frequency depending on the load admittance angle in an attempt to synchronize 
the reference voltage to the new output voltage. Consequently, the reference voltage 
frequency no longer matches the fixed PR nominal frequency, creating a phase shift on 
the PR voltage regulator output. 
Capacitive 
Inductive
Figure 8.5. Gsys(s) frequency response under varying load power factor angles. 
 142 
Given this phase shift characteristic, the error in the PR voltage regulator can be 
considered as an adaptive virtual reactance that adjusts itself according to the load 
admittance angle and the dynamics of the PR voltage regulator until the PLL synchronizes 
the reference voltage to the output voltage with 0° phase angle. The system finally 
stabilises at a new operating frequency with a steady-state phase error, as can be seen in 
the Bode phase plot in Figure 8.5, for a constant load magnitude and varying load 
admittance angle. Figure 8.7 shows the change in operating frequency for varying load 
admittance angles using the Bode plot data from Figure 8.5, which is the same response 
as the pf-f droop response identified earlier in [11] for PR current regulators feeding into 
a non-unity power factor load. Figure 8.6(b) shows the Thevenin equivalent circuit of a 
closed-loop fixed frequency PR voltage regulator, where the droop impedance ranges 
between capacitive and inductive depending on the power factor of the load.  
If the same PR regulator dynamics are defined for all DG units connected to the 
microgrid, they will share their reactive power regardless of any mismatch in their line 
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Figure 8.6. Thevenin equivalent of PR control sharing mechanism when supplying 
(a) unity load power factor (b) non-unity load power factor. 
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Figure 8.7. Power factor frequency (pf-f) characteristic of PR voltage regulator. 
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impedance, as a consequence of the adaptive virtual reactance created by this scheme. 
Furthermore, the presence of the virtual reactance when supplying a non-unity power 
factor load provides decoupling between the real and reactive power. Hence the reactive 
power sharing ratio can be individually controlled by introducing a n m  ratio into the 
error within the PR voltage regulator and varying n. Similarly, the virtual impedance 
coefficient m , determines the active power sharing ratio between the DGs.  
 
The concepts presented in this chapter have been verified using microgrid 
simulation models developed within PSIM. Parameters for the microgrid system under 
investigation (shown in Figure 8.1) are given in Table 8.1. 
 
Figure 8.8 shows the voltage regulation and load sharing performance of the 
proposed microgrid control strategy. In this scenario the two DG systems initially 
supplies a real power load of 300W. Then at 0.2s, a 20W and 520VAr load step is   
applied, which is disconnected at 0.6s. As the load step is connected, an initial load 
Table 8.1. Islanded Microgrid System Parameters 
Circuit Parameters Value 
DC Link Voltage VDC 1,2 200VDC 
Nominal Voltage  Vnom  110Vrms 
Nominal Frequency fnom 50Hz 
Switching Frequency fsw 10kHz 
Sampling Frequency fs 20kHz 
Filter Inductor Lf 10mH 
Filter Capacitor Cf 2.5mH 
DC Filter Capacitor  CDC  2200uF 
Virtual Coefficients DG1  m1,n1  2, 2 
Virtual Coefficients DG2  m2,n2  2, 2 
Line Impedance 1  Zline1  0.5+j0.2Ω 
Line Impedance 2  Zline2  0.3+j0.5Ω 
Load Condition 1  Zload1  300W 
Load Condition 2  Zload2  20W+520VAr 
Nonlinear Load Condition  Zload3  150W/500W 
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sharing oscillation can be seen while the two PLLs track the sudden large change in load 
power factor and adjust their estimated frequency accordingly. However, this oscillation 
settles rapidly within a few fundamental cycles, with both DG units then almost exactly 
sharing their real and reactive power contributions to the common load at a slightly 
elevated frequency. The system operates at this new frequency until the load step is 
removed, as can be seen from the frequency difference shown against the nominal 50Hz 
target in Figure 8.8. 
This performance directly results from the sharing mechanism of the virtual 
impedance, fixed frequency PR voltage regulator and PLL. Note that no frequency 
restoration process is included in the control system at this stage, although such a strategy 
could be readily included by (slowly) changing the nominal resonant frequency of the PR 
voltage regulator, similar to the approach presented in [39]. 
 
The plug and play capability of the proposed microgrid control strategy is shown in 
Figure 8.9. In this scenario DG1 is initially connected to the PCC and supplies a constant 









































































Figure 8.8. Simulated two DG dynamic power sharing response for a constant 
300W load, with a 20W and 520VAr transient load step. 
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between t = 0.2s and t = 0.6s. From this result, it can be seen that the two DG’s take a 
few cycles to settle to their final steady state operating conditions, as their PLL’s respond 
to the slightly different voltage measurements that occur at each DG filter capacitor. 
There is also a slight transient reactive power overshoot for DG2 as it comes online, 
because of the different line impedances that connect the two DGs to the PCC. However, 
once the PLL’s settle within their respective autonomous control systems, the adaptive 
virtual impedance response ensures equal sharing of real and reactive power to supply the 
system load demand. 
It should also be noted how the PLL driven frequency deviation away from the 
nominal 50 Hz has also halved, since each DG now only supplies half of the 520Var 
reactive load. 
 
Figure 8.10 shows the performance of the proposed control strategy for a load step 
change from 300W, to 320W and 520VAr, with DG power rating ratios of 2:1. This is 









































































Figure 8.9. Simulated “plug and play” response for a 320W and 520VAr constant 
load. DG2 connected between 0.2s and 0.6s only. 
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for each DG unit. The result verifies that these coefficients allow the DG units to share 
real and reactive power in accordance with their ratings. 
Figure 8.11 shows the decoupled sharing performance of the proposed control 
strategy where the DG units have the same real power rating ratio of 1:1, achieved by 
selecting the same value for the m coefficient, but are configured to contribute different 
amounts of reactive power by setting their n coefficients to 1:2. From this figure, it can 
be seen how DG1 now contributes twice the reactive power during the load transient as 
the demand profile shifts from a purely real to a mixed real and reactive power situation, 
while the real power remains equally shared between the two DG units. 
 
Figure 8.12 shows the voltage regulation performance of the two DG system for a 
diode rectifier nonlinear load condition with a dc load step from 150W to 500W at t = 
0.2s. Despite the extremely non-linear load current, both DGs still share the load equally, 
and smoothly take up the additional load current at 0.2s without any transient oscillation. 
Figure 8.13 shows an expanded trace of this scenario, confirming in more detail the 











































Q_DG1 = 312 W
Q_DG2 = 148 W
P_DG1 = 201 W






























Figure 8.10. Simulated load transient from 300W to 320W+520VAr, with a 
DG1:DG2=1:2 power rating ratio. 
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Figure 8.13 does shows some voltage distortion (flat topping) at the PCC for this 
scenario, which is almost inevitable for such a load. Essentially, the rectifier dc filter 
capacitor (smooth) voltage reflects back to the PCC as the rectifier diodes begin 
conducting, which the two DGs cannot compensate from behind their connecting line 











































Q_DG1 = 323 W
Q_DG2 = 154 W
P_DG1 = 156 W
































Figure 8.11. Simulated load transient from 300W to 320W+520VAr, with  




























Figure 8.12. Simulated nonlinear load sharing with a dc load step change from 
150W to 500W at t=0.2s. 
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capacitor current feedback and differential output current compensation does help 
minimize the PCC voltage distortion during the rectifier conduction period. 
 
The performance of the proposed autonomous microgrid control strategy has been 
tested on an experimental prototype system with the same configuration as shown in 
Figure 8.1, and with the parameters given in Table 8.1. Each inverter was controlled using 
a TMS320F2810 DSP, which was programmed using C, and implemented the same 
controller code that was developed for the PSIM models. In addition, each DSP 
implemented protection, supervisory and serial port human machine interface 
communication functions for each DG. 
Figure 8.14 and Figure 8.15 show the dynamic behavior of the microgrid system 
for the same load conditions as simulation case A. Figure 8.14 shows the system initially 
supplying a 300W real power load, with a step increase to 320W and 520Var. Figure 8.15 
shows step removal of this load. Each DG is configured for the same overall power rating 
and load decoupling (i.e. the same m and n coefficients). Both results are almost identical 



























Figure 8.13. Simulated enlarged trace for nonlinear load sharing. 
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Figure 8.16 shows the steady state microgrid response when the DG units are 
configured with a power rating ratio of 1:2, achieved by appropriately setting the m 
coefficients as before, and supplying a real power load of 320W. As anticipated, the two 
DGs are sharing this load in accordance with their designed power ratings while 
maintaining smooth sinusoidal outputs, exactly matching the first section of the 
simulation results shown in Figure 8.10. 
Figure 8.17 demonstrates the experimental performance of the microgrid control 
strategy when supplying a non-linear load. The load consists of a full bridge rectifier 
supplying a 2200 µF capacitive filter and a parallel load resistor. The two DG units are 
configured with the same power rating and load decoupling parameters. The result 
confirms the capability of the proposed strategy to produce a near sinusoidal PCC voltage 
while supplying the highly distorted current required by the rectifier load. Furthermore it 
Figure 8.14. Experimental response for 300W fixed load and a transient load step 
of  20W+520Var. 
Figure 8.15. Experimental response for a transient load decrease of 320W and 
520Var, back to a 300W real power load. 
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can be seen how well the two DG units share the load current despite the high harmonic 
content of the waveform, without requiring any support from harmonic compensators or 
more sophisticated waveform shaping control strategies.  
Figure 8.18 further supports the system’s non-linear performance by showing the 
experimental transient non-linear load capability when the dc load is step-changed from 
150W to 500W. The result almost exactly matches the simulation result shown in Figure 
8.12, and confirms how well the two DG units experimentally share the load current 
throughout and after the dynamic load change.  
 
 
Figure 8.16. Experimental result of two DG unit 1:2 sharing ratio (300W steady 
state load). 
Figure 8.17. Experimental response with 150W non-linear load. 
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This chapter has presented a single phase, grid-forming control strategy for 
distributed generation (DG) sources that achieves high quality sinusoidal voltage 
regulation even with non-linear rectifier type loads. The strategy derives from UPS 
regulation concepts, whereby an outer PR voltage regulator loop and an inner capacitor 
current regulation loop synthesise high quality voltage waveforms across the DG filter 
capacitor. Derivative feed-forward action is then added to compensate for voltage drops 
across the DG filter inductance under transient load conditions. Finally, virtual impedance 
techniques are included to allow multiple DG units to share their real and reactive power 
contributions in proportion to their individual ratings.  
To support both resistive and reactive DG feeder impedances and non-unity power 
factor loads, a SOGI-PLL is used to detect the voltage frequency and phase at each DG 
output. This information adapts the DG voltage reference as the microgrid load changes, 
leading to, when combined with the PR voltage regulator, a PCC frequency and phase 
shift that is equivalent to a reactive virtual impedance. Hence the DG’s continue to power 
share even when supplying heavily distorted load currents.  
The benefits of the proposed strategy have been investigated using PSIM simulation 
models of a two DG microgrid, with results supported by matching experimental studies 
on a laboratory scale dual inverter microgrid. 
 
  









The self-synchronising concepts presented in this thesis have been confirmed by 
two types of verification, simulation and experimentation. For each chapter, simulation 
and experimental results are provided to confirm the performance of the strategy under 
various operating conditions. 
This chapter consists of two main sections. The first section details the simulation 
system developed to verify the self-synchronising strategy. This was implemented using 
a hardware/software co-simulation environment [138, 139] which allows easy 
transitioning between simulation and experimentation. Simulating in this way enables 
simulation confirmation of the strategies proposed in this thesis and then facilitates rapid 
and safe transition to experimentation with minimal reprogramming required. 
The simulation system is arranged to exactly match the experimental setup, with 
exactly the same controller source code as used in simulation being directly downloaded 
onto the experimental system. Hence any discrepancies in the results between these two 
systems most often simply involves revisiting the simulation system to include practical 
limitations such as second order effects (i.e. dead-time effects) or non-ideal parameter 
values which are not present at the first instance of simulation development. The overview 




The simulation models and control strategies in this thesis were developed using 
PSIM software. These developed models consist of two stages; the power stage and the 
controller stage. This section details these two stages.  
 
Figure 9.1 shows the simulation model for a L filtered grid-connected system which 
was used to evaluate the performance in Chapter 4 and Chapter 7. The switching topology 
of the three phase VSI consists of three phase legs, each consisting of a pair of N-channel 
IGBTs with anti-parallel diodes. All the simulated switching devices are modelled to 
include typical physical switching device parameters. The switching devices are switched 
using the PWM event manager within the CPT-E13 controller motherboard sub-circuit. 
The DC link is constructed from a DC source and a split capacitance with a midpoint for 
the EMI filter connection. It should be noted that the same VSI topology is used for each 
simulation model shown in Figure 9.2 and Figure 9.3 with modifications made only on 
their outputs. 
The VSI outputs in Figure 9.1 are connected to an L filter with a common mode 
filter inductor consisting of a three way coupled inductor with their values matching the 
experimental hardware. The L filter outputs then feed into the utility grid. For this 
configuration, the current measurements Iac_a and Iac_b, are measured and used as 
inputs to the DSP controller for the purpose of implementing the self-synchronising 
control strategy.  
 
Figure 9.2 shows the simulation model for an LCL filtered grid-connected system 
used in Chapter 5 and Chapter 6. With the same VSI topology and specifications as in 
Figure 9.1, their outputs are connected to an LCL filter and an EMI filter. Finally, the 
outputs of the LCL filter directly connects to the utility grid.  
In a similar manner to the L-filtered system, only the inverter-side current 
measurements Iac_a and Iac_b, are measured and fed into the DSP controller to 
implement the SSICF control strategy in Chapter 5 and Chapter 6.  
 155 
 
Figure 9.3 shows the simulation model of a single standalone DG VSI unit in an 
islanded microgrid system used in Chapter 8. Only two of the VSI outputs, phase a and 
phase b are used to form a single phase inverter system with the third phase disabled 
within the controller stage. The VSI outputs feed into an LC filter which consists of a 
split filter inductor and filter capacitor. The output of the LC filter connects to a series 
resistive-inductive (RL) line impedance which then connects to the PCC_a and PCC_b 
nodes.  
The other ends of the PCC_a and PCC_b nodes in Figure 9.3 connect to linear and 
nonlinear loads. The load models consist of a parallel connected RL impedances forming 
linear loads and a nonlinear load consisting of a single phase uncontrolled rectifier 
connected to a DC resistor acting as the DC load. Bi-directional switches controlled using 
gating blocks for on-off command scenarios are connected in between the parallel 
connected loads to initiate load step changes.  
For control purposes the capacitor voltage, inverter-side and grid-side current are 
measured and fed into the DSP controller. It should also be noted that the system 
presented here is modular in structure, hence for the islanded microgrid system in Chapter 
8 which consists of two inverter units, the same inverter unit simulation model is 













































































































































































































































































































































































































































































































































































































































































































































































Figure 9.3. Standalone system simulation model. 
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For Chapter 3 to Chapter 7, the grid is configured to have distortions with variations 
in amplitude, phase and frequency. To achieve this scenario, the simulated grid in Figure 
9.1 and Figure 9.2 is modelled using controlled voltage sources with a nominal grid 
voltage of 415 llV  as detailed in Figure 9.4. The controlled voltage sources are formed 











grid a grid a
grid b grid b
grid c grid c
v t V t
v t V t





     
     
 (9.1) 
The frequency changes and phase jumps are simulated using a step voltage source as 
































































Figure 9.4. Simulated electricity grid with harmonics, frequency and phase control. 
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11th harmonic can be enabled if desired to simulate a distorted grid. The magnitude of 
these harmonics used throughout the thesis are given in Table 9.1. 
 
For each system topology shown in Figure 9.1, Figure 9.2 and Figure 9.3, the same 
control stage is used, modelling the hardware measurement circuitry of the CPT-E13 
experimental controller [138, 139]. 
The mid-layer of the simulation models the CPT-E13 controller analogue signal 
conditioning measurement circuitry and PWM outputs, with 15 inputs and 8 outputs, as 
shown in Figure 9.5. The circuit element parameter values in this mid-layer are matched 
to the physical analogue signal conditioning on the experimental CPT-E13 board, with 
the conditioned circuit outputs feeding into a CPT-DA2810 sub-circuit PSIM model 
which has 12 inputs and 8 outputs. The CPT-DA2810 sub-circuit outputs link back 
through the CPT-E13 controller motherboard representation to control the power stage 
device switching at the top level of the simulation. 
Figure 9.6 shows the internal arrangement of the CPT-DA2810 sub-circuit. It 
provides scaling factors for the analogue inputs to convert from conditioned analogue 
voltages to 12-bit analog to digital counts, a C-block containing the PSIM controller C 
code and a simulation model of the PWM event managers A and B, with deadtime 
implemented using time delay blocks to match the physical  deadtime implementation 
within the TMS320F2810 DSP on the physical CPT-DA2810 card. The event registers A 
and B compare values are compared against triangular signal generators with the same 
peak magnitude as with the actual ramp timers on the TMS320F2810 to create the PWM 
switching signals which then feedback through the E13 mid-layer to control the power 
devices in the top simulation level power stage.  
The primary component code within the C-block is the PSIM host code, which 
integrates the actual DSP experimental code into the PSIM simulation environment. This 
Table 9.1. Grid Harmonics Magnitude. 
Harmonic Order Magnitude 
Fifth ( 5th ) 
Seventh ( 7th ) 
Eleventh (11th ) 
4%   
3%   
1%   
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removes any need for code variations between hardware and simulation, allowing rapid 
firmware debugging while maintaining safe execution in simulation for primary 
algorithm development [138, 139]. A square-wave generator is used as a timer interrupt 
base to execute the simulation host and controller C code at twice the switching 
frequency, to achieve asymmetrical sampled PWM as for the experimental system.  
The PSIM host code links together the complete experimental DSP firmware files 
to implement the control strategies and includes all the external libraries needed to run in 
PSIM. This is done via several #include pre-processor directives. The host code is 
also generates sine and cosine tables to match the inbuilt tables within the TMS320F2810 


























































































































































































Figure 9.5. Mid-layer: CPT-13 sub-circuit arrangement. 
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 The first section involves reading the analogue input variables.  
 The second section is responsible for calling the real experimental DSP interrupt 
code – called as function isr_pwm(). 
 The third section involves outputing the PWM compare and any digital input or 
output variables as shown in Figure 9.6. 
The PSIM host code implementation can be found in Appendix A. The actual DSP 
code implementation used for the various control strategies in this thesis will be discussed 


































































































































































Figure 9.6. Lower layer: CPT-DA2810 internal arrangement. 
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The theoretical development and simulation results in this thesis were 
experimentally verified using 5kVA prototype grid-connected inverters in the RMIT 
power electronics labs. 
 
Figure 9.7 and Figure 9.8 shows the overview of the experimental test bench for 
grid-connected inverter and islanded microgrid respectively, with its structure and 
parameters exactly matching the simulation models.  The inverter used is an NY-VSI 
supplied by Creative Power Technologies which includes IGBT switches, DC bus 
capacitors, a DSP based controller board and all its ancillary and analogue measurements 
circuitry. A DC source supplies the inverter which feeds into the desired filter 
configuration and to the grid. The current and voltage measurements feed into the CPT-
E13 controller motherboard which performs analogue signal conditioning using the same 
circuitry as is represented in the simulation. These signals are then passed down to the 
CPT-DA2810 DSP controller card where the control algorithms are processed and 
performed every interrupt cycle. Finally, the modulation signal produced from the 
controller card drives the gate drivers to generate the switching commands for the IGBTs. 
An RS-232 is connected to the user’s laptop to provide serial communication interface. 
 
 
Matching the simulation, the grid-connected system experimental power stage for 
Chapter 3 to Chapter 7 consists of the three phase VSI, DC power supply, the filter 
structure and the grid emulator. The experimental setup is shown in Figure 9.9. 
Three phase VSI: The three phase VSI is a CPT-NY converter. It consists of three 
pairs of  1200V  50A  IGBT assembled to form three phase legs. These IGBTs are linked 
together with copper busbars and connected to four 2.2mF  DC bus capacitors. 
DC Power Supply: The three phase VSI is supplied by a constant DC source. This 
DC supply is capable of supplying up to a regulated voltage of 1000VDC. 
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Filters: Three custom iron core inductors as shown in Figure 9.10, each with a 
value of 5mH are used as the inverter-side filter inductors. Similarly, three matching 
configurable inductors as shown in Figure 9.11 are used as the grid-side inductors. These 
inductors are rated at 12 A. They can be configured across a 200µH to 20mH range using 
external links. The LCL filter capacitors are X2 AC film capacitors and are attached to 
the custom made Common Mode filter board along with a common mode toroidal 
inductor, as shown in Figure 9.12 . 
Grid Emulator: A California Instruments MX30-3Pi 30kvA programmable 
bidirectional AC source was used to emulate the electrical grid from Chapter 3 to Chapter 
7. The unit is capable of producing AC waveforms with desired voltage profiles set by 
the user. For instance, Chapter 3, Chapter 4, Chapter 5 and Chapter 7 require the grid to 
be distorted whereas in Chapter 6, the grid emulator is configured to become unbalanced. 
 
Most of the equipment used for the experimental verification of grid-connected 
system in Chapter 3 to Chapter 7 are similarly used for the islanded microgrid 
configuration in Chapter 8.  However, the grid emulator is replaced with linear and 
nonlinear loads with rheostats used to achieve a resistive line impedance. Figure 9.13 
shows the overall experimental setup for the islanded microgrid used for the experimental 
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Figure 9.8. Islanded microgrid experimental test bench overview. 
Figure 9.9. Grid-connected system experimental setup. 
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Figure 9.10. Inverter side inductors. 
Figure 9.11. Grid side inductors. 




Figure 9.13. Islanded microgrid experimental setup. 
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The controller stage supports all measurement circuitry as well as the DSP 
controller board, which is responsible for experimentally implementing the control 
strategy in this thesis. 
 
A CPT-E13 controller board with a CPT-DA2810 DSP sub-board is used as the 
converter controller. The processor on the CPT-DA2810 is a Texas Instrument 
TMS320F2810 which is a 32-bit fixed-point DSP. Hence, all software code in this thesis 
is implemented in fixed point. These boards are shown in Figure 9.14. The functional 
diagram of the CPT-E13 and CPT-DA2810 and its mapping to the PSIM layers used in 
simulation is shown in  Figure 9.15 and Figure 9.16. 
 
The DSP software in this thesis was supported by a base code structure supplied by 
CPT, which can be divided into two levels - background and the control interrupt routine. 
The background routine is primarily responsible for the state machine, protection and user 
interface. The control interrupt routine then takes precedence over the background and  
Figure 9.14. CPT-E13 controller board. 
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Figure 9.16. CPT-DA2810 functional diagram [140]. 
Figure 9.15. CPT-E13 functional diagram [140]. 
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is responsible for the synchronisation algorithm, closed-loop control algorithms, 
modulation and even protection. The full software code used for the grid-connected and 
islanded microgrid system is presented in Appendix A to Appendix C.  
 
The background routine is responsible for the overall operation of the inverter and 
basically consists of a simple software state machine. These states operate in a sequential 
order and are called every 1ms. Some of the states include initialization for the ADC, DC 
voltage pre-charge, event managers and variables and IOs. Others are triggered by user 
inputs such as the Enable and Disable command or a upon detected fault. For example, if 
a fault is detected, the main contactor opens and all PWM switching are disabled. The 
fault data is recorded and the state progresses once the fault is cleared.  
 
The control interrupt routine follows a set of sequential tasks. The sequence for the 
grid-connected and islanded microgrid system is as follows: 
Grid-connected System: First, the ADC voltage measurements are recorded from 
their registers. Next, initial conditions are applied to all internal controller states. The AC 
current reference is generated using a Park transform and is first initialized to 0Apk before 
the current regulation is enabled. This is to avoid overcurrent of the converter during start-
up due to absence of grid phase angle information at first instance. Then, current 
regulation using a PR controller and harmonic compensators takes place along with the 
capacitor estimation for LCL configuration, frequency adaptive mechanism and the phase 
angle estimation from the PR regulator. During this task, step changes in the current 
reference can be applied. Finally, the voltage command from the current regulator is then 
scaled to an appropriate range used for the event manager’s PWM comparators in the 
same way achieved in simulation. 
Islanded Microgrid System: The initial task of the islanded microgrid involves 
recording the ADC voltage and current measurements from their respective registers. In 
the same way as the grid-connected system, the initial condition is applied to all internal 
controller states which includes initializing the variables for the SOGI-PLL and PR 
voltage regulator. Then the SOGI-PLL initialized with a rolling phase angle executes, to 
provide an initial voltage phase angle reference for start-up, before estimating the phase 
angle from the regulated output voltage. This phase angle is multiplied by a constant 
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voltage magnitude to generate the AC voltage reference for the PR voltage regulator. 
Next, the PR voltage regulation with proportional inner current regulation are executed 
along with the load current decoupling. Finally, the scaled voltage command from the 
dual loop regulator is used for the event manager’s PWM comparators. 
 
Two types of user interface are used for the experiments in this thesis. The first 
interface is a graphical user interface using MXGUI software. This allows remote control 
over the grid emulator via an RS232 serial communication. The second interface is a text 
based terminal which establishes bidirectional communication to the CPT-DA2810 
controller board. This enables keyboard inputs to perform control functions such as 
setting the current reference, enabling and disabling the switching commands of the 
converter or internally obtaining the digital IOs information which are not physically 
accessible(i.e. phase and frequency measurements). 
9.2.4.4 Grab Function 
The software grab function is used to internally obtain the digital IOs information 
which are not physically accessible due to the unavailability of a Digital to Analog 
Converter (DAC) on the CPT-E13 controller. Th grab function generates a dump text file 
by capturing the data points at each sampling point according to a specified data length. 
The dump file is then used by offline software to plot the waveforms of the sampled data. 
This function is used in Chapter 6 and Chapter 7 to internally obtain the current error and 
estimated frequency from the digital outputs.  
 
This chapter has documented the hardware/software co-simulation framework that 
is used to generate the simulation and experimental results in this thesis. Detailed 
simulation models based on the CPT-NY converter hardware with filter configurations to 
suit each system configuration presented in Chapter 3 to Chapter 8 were first presented. 
The simulated controller stage is based on the CPT-E13 controller board and uses a C-
block which allows direct execution of the actual DSP code in simulation. Next, a 
description of the experimental setups for the grid-connected and islanded microgrid 
systems are presented. Finally, the background and control interrupt routines for each 






A new approach has been presented that reconstructs the error of a fixed frequency 
DSOGI with inherent filtering to be used as an error compensation. A sequence 
decoupling network which synchronises on its own phase angle is then introduced prior 
feeding into the new DSOGI-PLL to extract the positive sequence components under 
unbalanced grid conditions.  
This approach provides the following advantages: 
 Decouples the frequency dependence between the PLL and the DSOGI to allow 
a significant increase in the PLL bandwidth while maintaining accurate grid 
voltage phase angle and frequency estimation. 
 The phase angle dependence between the decoupling network and the PLL is 
also eliminated. This allows the proposed DSOGI-PLL to synchronise to 
unbalanced grid without being affected by the PLL bandwidth 
 The DSOGI filtering is preserved despite the increase in PLL bandwidth, 
because of the inherently filtered error compensation.  
Simulation and experimental comparative results between the proposed approach 
and a conventional DSOGI-PLL have shown that the proposed approach achieves better 




Conventional grid synchronisation is usually achieved using a SRF-PLL. However, 
its performance is poor under adverse grid conditions such as grid voltage distortion. 
Consequently, a more complex and sophisticated PLL structure is required to overcome 
this problem. A consolidation of principles for self-synchronisation achieved by 
synchronising using a standard SRF-PLL on the resonant regulator modulation command 
has been developed. In addition, the inherent filtering and self-synchronisation principle 
of the approach cascaded with harmonic compensators has been shown using Bode 
analysis. A filter impedance and transport delay phase compensation has then been 
incorporated into the SRF-PLL to more accurately synchronise to the distorted grid.  
This approach achieves the following advantages: 
 Avoids the need for voltage sensors to achieve grid synchronisation. 
 Avoids a complex and sophisticated PLL structure under distorted grid 
conditions since the resonant regulator with cascaded harmonic compensators 
provides inherent filtering. 
 Significantly increases the PLL bandwidth when synchronised to the resonant 
regulator modulation command and is robust to weak grid. 
Simulation results of the self-synchronising control strategy have been presented 
and compared against the conventional direct voltage grid synchronisation showing a 
superior performance in both dynamic response and disturbance rejection.  
 
A new self-synchronising control for LCL grid-connected inverters using only the 
ICF control under distorted grid has been developed. The benefits of using ICF against 
GCF have been highlighted whereby an extra current sensor and control loop to damp the 
LCL resonance is eliminated for the ICF control strategy. The drawback of the ICF 
control with standard direct-based PLL under distorted grid has then been demonstrated, 
showing a poorly regulated current with distortion.  
A novel technique has then been developed using self-synchronising control 
whereby the capacitor current of the LCL is inherently estimated using the resonant 
regulators at the fundamental and each harmonic resonant frequency. This capacitor 
current estimate is used as a feedforward term to indirectly regulate the grid-side current. 
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A PLL with LCL filter impedance and transport delay compensation is used on the 
resonator modulation command to compensate the voltage drop across the filter and 
synchronise to the distorted grid. The stability and disturbance rejection performance of 
the proposed strategy against the conventional have been theoretically analysed, showing 
an increase in disturbance rejection while maintaining the wide stability region of 
conventional ICF control.  
The approach provides the following significant advantages: 
 Significantly reduces the complexity (e.g. extra control loop, extra current 
sensors, extra derivative algorithm to estimate capacitor current, complex PLL 
structure) for LCL control under distorted grid conditions 
 A fast synchronisation response with excellent disturbance rejection. 
 Retains the wide stability margin of traditional ICF control. 
Extensive simulation and experimental results have shown the high performance of 
the strategy, confirming it against the theoretical analysis. 
 
The self-synchronising control strategy for LCL grid-connected inverters has been 
extended to an unbalanced grid. Firstly, the impact of an unbalanced grid on self-
synchronising control was shown to produce a double frequency oscillation in the same 
way as conventional direct voltage grid synchronisation, which consequently generates a 
poor current reference which adversely affects the regulated current.  
A novel strategy which indirectly extracts the positive sequence of the unbalance 
grid voltages in the ab frame was then developed. The strategy uses each direct and 
quadrature internal variables of the resonant regulators transformed into the    frame 
using a reduced Clarke transform, to estimate the sequence components of the grid. A 
modified PLL where the frequency estimate is taken instead from the integral path of the 
loop filter is then proposed, synchronising to the positive sequence components extracted 
from the resonant regulators. This frequency estimate further filters the distortion caused 
by second order effects, i.e. sampling or dead-time effects, by disregarding any noise 
amplification in the proportional path caused by the high proportional gain (high PLL 
bandwidth). The resulting estimated frequency is used to adapt the resonant frequency of 
the resonant regulators.  
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Simulation and experimental results have shown that the proposed strategy is able 
to rapidly synchronise to the unbalanced grid with no signs of instability and minimal 
control complexity. Furthermore, the adaptive resonant regulators using the modified 
SRF-PLL ensure precise current regulation even under large frequency variations. 
 
The self-synchronising control strategy has then been further simplified by 
eliminating the PLL. A new integrated self-synchronising current regulation strategy 
which avoids the complexity and tuning process of a separate grid synchronisation unit 
has been proposed, which accurately tracks the grid frequency. The technique identifies 
that the quadrature outputs of the fundamental frequency stationary frame PR SOGI 
resonators are in quadrature with the grid phase angle, and provide further filtering 
capability. These outputs are used to estimate the quadrature grid phase angle which is 
resilient against grid transients. A compensation term is then introduced to adjust for this 
90° phase lag and the voltage drop across the filter inductor, to create a grid phase angle 
estimate that avoids nay need for an external PLL. Finally, a frequency locked loop has 
been added to the system to estimate the grid frequency and adaptively tune the resonators 
of the PR+ HC current controller under varying grid frequency conditions.  
 
The conventional approach to controlling grid-forming inverters is to have a 
cascaded multiloop control system consisting of an inner current loop, a voltage loop and 
then an outer power loop to achieve power sharing. This results in a complicated control 
design. Instead, an enhanced self-synchronising control strategy for grid-forming 
inverters has been developed. The strategy utilizes the intrinsic droop response of the PR 
voltage regulator to autonomously share power between paralleled inverters. A load 
decoupling strategy derived from UPS control has then been applied to mitigate the 
effects of nonlinear loads. This results in an autonomous control strategy which is robust 
against nonlinear loads and achieves accurate sharing without the need for an outer power 




The work in this thesis has shown that self-synchronising with a high PLL 
bandwidth is stable in a weak grid. However it has not particularly focused on the extent 
of the grid strength and its impact on the overall system. Hence the performance of the 
self-synchronising strategy under various range of weak grid conditions should be further 
explored to identify possible benefits of this new approach. 
 
While the performance of the self-synchronising control strategy has shown 
resilience and stable response under various adverse grid conditions, its stability 
boundaries, including those of the synchronisation process, have not been analytically 
quantified. A more systematic approach to identify and quantify the stability boundaries 
of self-synchronisation under ideal and weak grids requires further research. 
 
This work has evaluated the performance of self-synchronisation for a single three 
phase grid connected inverter. Extending the strategy to incorporate multiple inverters is 
an area of interest since it may cause interaction with neighbouring inverters, possibly 
exciting resonances that may cause instability. Hence, the control of multiple grid-
connected inverters using this strategy deserves future work. 
 
The self-synchronising strategy in this thesis has been focused on three phase 
systems, and implementing the strategy on a single-phase system may cause differences 
because of the lack of an explicit quadrature signal. Hence, its implementation and 
performance for a single-phase system requires further investigation.  
 
The work is in this thesis has been primarily focused on the low-level controls 
which includes current regulation and grid synchronisation. In particular, only the 
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injection of balanced currents has been considered for unbalanced grid. Devising and 
implementing an active and reactive power control strategy to suit self-synchronisation 
to achieve certain control objectives with minimal complexity deserves further attention. 
 
Current regulation and grid-synchronisation of low-level control in a DG system 
are crucial in maintaining reliable and stable operation whilst complying to the standard. 
Unfortunately, as more stringent grid codes are imposed because of the increasing 
penetration levels of renewable energy resources, the development of low-level control 
has become substantially complex to overcome practical grid issues.  
This thesis has presented the development of an integrated approach utilizing the 
resonant regulator to achieve grid synchronisation and current regulation simultaneously, 
for both L and LCL filtered systems with minimal complexity. For grid harmonic 
distortion, using the resonant current regulator with harmonic compensators allows an 
inherently filtered estimation of the grid voltage phase angle. In an LCL filtered system, 
high quality current regulation was achieved by using the inherent estimation of capacitor 
current from the resonant current regulator as a feedforward term. For an unbalanced grid, 
the grid-connected inverter was synchronised to the positive sequence component 
estimated using the internal variables of the resonant current regulator. Additionally, self-
synchronising on the regulated voltage allows inherent power sharing between DG 
systems in an islanded microgrid.  
The control and design ideas presented in this thesis have provided a significant 
contribution towards full utilization of stationary frame resonant regulators for grid-
interactive inverters, promoting simpler design while achieving dynamically fast and 







SIMULATION AND EXPERIMENTAL 
CODE (LCL FILTERED SYSTEM) 
This section contains the simulation code used to link the actual experimental DSP 
code to PSIM environment as well as the experimental code for the LCL filtered system. 
All experimental code is written using fixed point arithmetic. 
The same DSP code used in the experimental work is used by the PSIM model. This 
involves a host code which links the actual DSP code and the external DSP libraries to 
the PSIM environment.  
/* ======================================================================= 
PSIM Support Code for NY 3 phase VSI boxes. 
 
This umbrella code allows the exact experimental operating code to be linked 
into PSIM without change. It uses links to the actual experimental code procedures 
as much as possible to minimise function duplication. Hence it can be readily adapted 
to suit other hardware configurations using E13 or any other Creative Power controllers 
 
DGH 18/01/11 - first R&D release version within RMIT 
=========================================================================*/ 
 

















  #define DSP28_DATA_TYPES 
  typedef int16_t int16; 
  typedef int32_t int32; 
  typedef uint16_t Uint16; 
  typedef uint32_t Uint32; 
  typedef float float32; 
  typedef long double float64; 






/** @name Predefined symbols required for the VSI code */ 
//@{ 











 PSIM library includes 
 ----------------------------------------------------------------*/ 
//  generic standard include files 
#include <DSP281x_GlobalVariableDefs_psim.c> 
#include <IQmath_psim.h>     
   






// local project include files have to be added explicity since local paths are 
not supported by PSIM 
#ifdef MYPATH_DGH 
  #include <D:\dgh\Papers\ECCE_2019\afif\ECCE ASIA NY 
VSI\code\lib_e13_ny_5kW_vsi.h> 
  #include <D:\dgh\Papers\ECCE_2019\afif\ECCE ASIA NY VSI\code\main.h> 
  #include <D:\dgh\Papers\ECCE_2019\afif\ECCE ASIA NY VSI\code\vsi.h> 
  #include <D:\dgh\Papers\ECCE_2019\afif\ECCE ASIA NY VSI\code\conio.h> 
  #include <D:\dgh\Papers\ECCE_2019\afif\ECCE ASIA NY VSI\code\para.h> 




  #include <C:\Users\afifn\Desktop\ECCE_ASIA_NY - 
Unbalanced\code\lib_e13_ny_5kW_vsi.h> 
  #include <C:\Users\afifn\Desktop\ECCE_ASIA_NY - Unbalanced\code\main.h> 
  #include <C:\Users\afifn\Desktop\ECCE_ASIA_NY - Unbalanced\code\vsi.h> 
  #include <C:\Users\afifn\Desktop\ECCE_ASIA_NY - Unbalanced\code\conio.h> 
  #include <C:\Users\afifn\Desktop\ECCE_ASIA_NY - Unbalanced\code\para.h> 
  #include <C:\Users\afifn\Desktop\ECCE_ASIA_NY - Unbalanced\code\para_v.h> 





#define PARA_READ(x) 0 
  
// PSIM sine/cosine tables 
int16 sin_table[1282]; ///< Sine table array 
int16 cos_table[1282]; 
Uint16 cnt1; ///< Counter for sine table generation 
 
// local project c files have to be added explicity since local paths are not 
supported by PSIM 
#ifdef MYPATH_DGH 





  #include<C:\Users\afifn\Desktop\ECCE_ASIA_NY - 
Unbalanced\code\ECCE_3ph_ASIA_nyvsi_unbal.c> 








  Uint16  
    toggle_bit = 0,         ///< Debug interrupt variable 
    statemc_toggle_bit = 0,     ///< Debug statemc variable 
    interrupt_signal = 0,     ///< PSIM interrupt trigger variables 
    prev_interrupt_signal = 0,    ///< PSIM interrupt trigger variables 
    statemc_signal = 0,       ///< PSIM state machine trigger variables 
    prev_statemc_signal = 0,    ///< PSIM state machine trigger variables 
    first_run = 1; 
 
  Uint16 SIM_ZX_state = 0; 
  Uint16 SIM_ZX_last = 1; 
  Uint16 enable_switch = 0; 
  Uint16 task_complete_vsi_start = 0; 
   
  double  psim_ref_mod, 
      psim_ref_i; 
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  int16 
    ADCINA0, 
    ADCINB0, 
    ADCINA1, 
    ADCINB1, 
    ADCINA2, 
    ADCINB2, 
    ADCINA3, 
    ADCINB3, 
    ADCINA4, 
    ADCINB4, 
    ADCINA5, 
    ADCINB5, 
    ADCINA6, 
    ADCINB6, 
    ADCINA7, 
    ADCINB7; 





    const char *szId, int nInputCount, int nOutputCount, 
     int nParameterCount, const char ** pszParameters, 
     int *pnError, char * szErrorMsg, 
     void ** reserved_UserData, int reserved_ThreadIndex, void * reserved_AppPtr) 
{ 
 
// generates high words of 32-bit sine to match inbuilt sine table in DSP 
  for(cnt1 = 1; cnt1 < (1281+1); cnt1 += 2) 
  { 
    sin_table[cnt1] = (int16)( (int32)( (double)(1L<<30)*sin( (double)cnt1 / 
(double)1024*2.0*__PI ) )>>16); 
  } 
  for(cnt1 = 1; cnt1 < (1281+1); cnt1 += 2) 
  { 
    cos_table[cnt1] = (int16)( (int32)( (double)(1L<<30)*cos( (double)cnt1 / 
(double)1024*2.0*__PI ) )>>16); 
  } 
 
  vhi.Kp = DEF_KP_VHI; 
  vhi.Ki = DEF_KI_VHI; 
  iac_a.Kp = DEF_KP_IAC; 
  iac_a.Ki = DEF_KI_IAC; 
  iac_b.Kp = DEF_KP_IAC; 
  iac_b.Ki = DEF_KI_IAC; 
   
 
  vsi_set_vhi(200); // sets hv reference 
  vsi_set_iq(0.0);  // sets iq reference 
     
// Sets up operating conditions to match selected keyboard startup processes 
// change this to match keyboard selection in experimental system 
  vsi_set_mode(VSI_CI); 
   
// copies the "enable" process from keyboard, except mod_ref is continually 
updated in step code section 
  vsi_enable(); 
 
// The vsi.c file has the initial values for phase_120, zx_offset set 
// to match the positive phase sequence. State st_vsi_seq 
//  zx_offset = ZX_OFFSET_POS; 
//  phase_120 = PHASE_120_POS; 
//  int1b_init = 1; 
//  int2b_init = 1; 
 
  EvaRegs.CAPFIFOA.bit.CAP1FIFO = 0; 












    double t, double delt, double *in, double *out, 
     int *pnError, char * szErrorMsg, 




__Execute Interrupt Routine 
============================================================================ */ 
 
  interrupt_signal = (Uint16)in[63]; 
 
  if(interrupt_signal != prev_interrupt_signal) 
  { 
    // Trigger Interrupt on Underflow detected 
    if (prev_interrupt_signal > interrupt_signal) // Only set on underflow 
    { 
      EvaRegs.EVAIFRA.bit.T1UFINT =1; 
    } 
// reads background inputs as if keyboard entry 
    psim_ref_mod = (double)(in[61]/100.0); // Input is 0 - 2 scale 
    vsi_set_mod(psim_ref_mod);     
    psim_ref_i = (Uint16)(in[60]*10.0); // Input is A 
    vsi_set_id(psim_ref_i);    










// ADCRESULTx registers store the results in the upper 12 bits of the  
// word. Hence multiply inputs by 16 (<<4) when creating the equivalent input. 
 
    ADCINA0 = (int)in[0]*16; 
    ADCINB0 = (int)in[1]*16; 
    ADCINA1 = (int)in[2]*16; 
    ADCINB1 = (int)in[3]*16; 
    ADCINA2 = (int)in[4]*16; 
    ADCINB2 = (int)in[5]*16; 
    ADCINA3 = (int)in[6]*16; 
    ADCINB3 = (int)in[7]*16; 
    ADCINA4 = (int)in[8]*16; 
    ADCINB4 = (int)in[9]*16; 
    ADCINA5 = (int)in[10]*16; 
    ADCINB5 = (int)in[11]*16; 
    ADCINA6 = (int)in[12]*16; 
    ADCINB6 = (int)in[13]*16; 
    ADCINA7 = (int)in[14]*16; 
    ADCINB7 = (int)in[15]*16; 
     
/* cut and paste ADC allocations from vsi.c code as required 
Result registers as follows: 
\li ADCRESULT0  = ADCINA0 iac_a 
\li ADCRESULT1  = ADCINB0 unused 
\li ADCRESULT2  = ADCINA1 iac_b 
\li ADCRESULT3  = ADCINB1 vac_bc 
\li ADCRESULT4  = ADCINA2 unused 
\li ADCRESULT5  = ADCINB2 vac_ac 
\li ADCRESULT6  = ADCINA3 unused 
\li ADCRESULT7  = ADCINB3 vhi_mid 
\li ADCRESULT8  = ADCINA4 unused 
\li ADCRESULT9  = ADCINB4 vhi 
\li ADCRESULT10 = ADCINA5 unused 
\li ADCRESULT11 = ADCINB5 unused 
\li ADCRESULT12 = ADCINA6 yHA 
\li ADCRESULT13 = ADCINB6 yHB 
\li ADCRESULT14 = ADCINA7 yLA 
\li ADCRESULT15 = ADCINB7 yLB 
     
*/ 
 
    AdcRegs.ADCRESULT0 =  ADCINA0; 
    AdcRegs.ADCRESULT1 =  ADCINB0; 
    AdcRegs.ADCRESULT2 =  ADCINA1; 
    AdcRegs.ADCRESULT3 =  ADCINB1; 
    AdcRegs.ADCRESULT4 =  ADCINA2; 
    AdcRegs.ADCRESULT5 =  ADCINB2; 
    AdcRegs.ADCRESULT6 =  ADCINA3; 
    AdcRegs.ADCRESULT7 =  ADCINB3; 
    AdcRegs.ADCRESULT8 =  ADCINA4; 
    AdcRegs.ADCRESULT9 =  ADCINB4; 
    AdcRegs.ADCRESULT10 = ADCINA5; 
    AdcRegs.ADCRESULT11 = ADCINB5; 
    AdcRegs.ADCRESULT12 = ADCINA6; 
    AdcRegs.ADCRESULT13 = ADCINB6; 
    AdcRegs.ADCRESULT14 = ADCINA7; 
    AdcRegs.ADCRESULT15 = ADCINB7;         




__Call_Interrupt_Function() in the experimental code file 
============================================================================ */ 
   
    isr_pwm(); 





    if (toggle_bit)  
    { 
      toggle_bit = 0;  
    } 
    else  
    { 
      toggle_bit = 1; 
    } 
 
/* ========================================================================= 
__Block_Output_Variables() from interrupt 
============================================================================ */ 
 
    out[0] = EvaRegs.CMPR1;    
    out[1] = EvaRegs.CMPR2;    
    out[2] = EvbRegs.CMPR4;    
    out[3] = EvbRegs.CMPR5;  
     
    out[4] = adc.iac_a.raw;  
    out[5] = adc.iac_b.raw;  
    out[6] = adc.vhi.raw_lo;   
    out[7] = adc.vhi_mid.raw_lo;   
    out[8] = adc.vac_ac.raw_lo;  
    out[9] = adc.vac_bc.raw_lo;  
     
    out[11] = t_a; 
    out[12] = t_b; 
    out[13] = t_c; 
    out[14] = psim_ref_mod; 
    out[15] = id_targ_adc; 
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    out[16] = id_ref_adc; 
    out[17] = phase_a_zx; 
    out[18] = ZX_state; 
    out[19] = phase_step_zx; 
     
     
    out[30] = (id_ref_adc*DEF_KPLL_F)-DEF_COMP_DELAY; //11th 
    out[31] = pll.alpha_pos  ; //beta_a 
    out[32] = pll.alpha_neg ;  //beta_b 
    out[33] = iac_a.cap_est*ADC_IAC_SC; //Capacitor current estimation Ia 
    out[34] = iac_b.cap_est*ADC_IAC_SC; //Capacitor current estimation Ib 
    out[35] = sin_val; 
    out[36] =cos_val; 
    out[37] =pll.alpha_int; 
    out[38] =pll.beta_int; 
    out[39] = iac_a.err_int_sum7 ; 
    out[40] = iac_a.err_int_sum5; 
    out[41] = pll.lpf; 
    out[42] = adc.i_dg.raw; 
    out[43] = iac_a.err_prop; 
    out[44] = DEF_KPLL_F; 
    out[45] = phase_120; 
    out[46] = pll.err_k; 
    out[47] = iac_a.err_int_sum; 
    out[48] = iac_b.err_int_sum; 
    out[49] = theta_pll; 
    out[50] = pll.Ed; 
    out[51] = pll.Eq; 
    out[52] = phase_a; 
    out[53] = phase_b; 
    out[54] = t_b_cnt; 
    out[55] = iac_b.targ_adc; 
    out[56] = iac_b.err_prop; 
    out[57] = t_a_cnt; 
    out[58] = iac_a.targ_adc; 
    out[59] = iac_a.err_prop; 
    out[60] = mod_vsi_period; 
    out[61] = sin_table[index_a]; 
    out[63] = toggle_bit; 
 
    // Clear interrupt flag 
    EvaRegs.EVAIFRA.bit.T1UFINT = 0; 








  // Check if zero crossing has been detected. Line of code affects phase step  
/*  if ((SIM_ZX_state != SIM_ZX_last)&&(EvaRegs.CAPFIFOA.bit.CAP1FIFO==0)) 
  { 
    // Check if positive going ZXing detected - delay to avoid start up err 
    if ((SIM_ZX_state > SIM_ZX_last)&&(t>100e-6)) 
    { 
      // Save value of sawtooth input - timer counter value equiv. 
      EvaRegs.CAP1FIFO = in[11]; 
      // Set CAP Flag to indicate zero crossing seen 
      EvaRegs.CAPFIFOA.bit.CAP1FIFO = 1; 
    } 





  // Task to be completed after sync is achieved - taken from states 
  // st_vsi_seq and st_vsi_start 
  if ((in_sync != 0)&&(!task_complete_vsi_start)) 
  { 
 
    // assuming standard 415V 3 Phase supply when leaving the stop state 
    vrms_stop = 415; 
 
    // Initialize the Resonant Controller. State st_vsi_start 
    int1a_init = 0.0; 
    int2a_init = vrms_stop*RES_VAR_SC; 
    int1b_init *= int2a_init*RES_IBINT1_SC; 
    int2b_init *= -0.5*int2a_init; 
    vhi.err_int_sum = 0L; 
 
    // Target voltage = actual present DC bus voltage 
    vhi.targ_adc = adc.vhi.filt; 
 
    vsi_en_outputs = 2; // Triggers the countdown within the interrupt 
    enable_switch=0;  // Switching is enabled within interrupt 
 
    // Set to avoid function being run more than once 
    task_complete_vsi_start=1; 
  } 
 





  prev_interrupt_signal = interrupt_signal;  
 




__Execute Background State Machine 
============================================================================ */ 
  statemc_signal = (Uint16)in[62]; 
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  if(statemc_signal != prev_statemc_signal) 
  { 
    vsi_state_machine(); 






    if (statemc_toggle_bit)  
    { 
      statemc_toggle_bit = 0;  
    } 
    else  
    { 
      statemc_toggle_bit = 1; 
    } 
 
/* ========================================================================= 
__Block_Output_Variables() from state machine 
============================================================================ */ 
 
    out[62] = statemc_toggle_bit; 
  } 
  prev_statemc_signal = statemc_signal;  
 
} // end SimulationStep 
 
 
void SimulationEnd(const char *szId, void ** reserved_UserData, int 
reserved_ThreadIndex, void * reserved_AppPtr) 
{ 
 







void main_fault_set(Uint16 new_fault){ } 
 




  return 0; 
} 
 
void led_set(Uint16 state){ } 
 
char para_read(unsigned char ref, signed int *val) 
{ 
  return PARA_READ_OK; 
} /* end para_read */ 
 
char para_write_int(unsigned char ref, signed int val) 
{ 
  return PARA_WRITE_OK; 
} 
 
int puts_COM0(const char *s) {} 
 
int asm(void)  
{ 
  return 1; 
} 
 
// end psim_e13.c 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\file 
\brief NY5kW_Active Rectifier software definitions 
 
The 5kVA NY Inverter system uses the CPT-E13 and CPT-DA2810 PCBs. It uses a 
three phase VSI that is grid connected to a 400V/415V nominal microgrid.  
 
The communications is via an RS485 MODBUS interface X27 (COM1 RS485) with COM0  
used as a debug RS232 TTL port. 
 
\par Developed By: 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\main.h 
\li 25/07/07 AM - added fault definitions 
\li 09/10/07 AM - updated documentation 
\li 08/04/08 PM - 30kW battery Charger modification - ported from 25kVA Boost 
\li 16/04/09 PM - Release as V1.05 
\li 21/01/10 PM - Added AUTO_START_DELAY definition 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 24/08/10 PM - System release for internal testing V1.00 
\li 03/11/10 PM - Production version released V1.01 
\li 17/03/11 PM - Ported from 30kW BC2 for use in NY 5kW Active Rectifier 
\li 15/05/12 PM - Cleaned up comments 
\li 18/02/14 PM - Modification of minimum start up voltage for debug mode 
        - Modification of definitions for Phase Voltages 
          - measured values did not match the Modbus and Parameter definitions. 
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\li 27/02/14 PM - Added initialization values for the P+R controller to remove 
spikes 
\li 04/03/14 PM - Further investigation was required on the PR initialization. 
        - The implementation used in this code requires w_ts terms to be 




/* The following text is for the documentation */ 
/** 
\mainpage Nanyang 5kW 3 Phase Grid Connected Inverter Introduction 
 
The Nanyang 5kW 3 Phase Grid Connected Inverter takes a nominal 400V 
3ph AC input and produces a nominal 700V DC bus. The input stage is an 
active rectifier/VSI and the DC output is designed to connect to a separately  
DSP controlled bi-directional phase shifted square wave DC-DC converter. 
Both stages operate at the same switching frequency. This section describes the  
DSP Controller and Power Stage Hardware for the Active Rectifier. 
 
Note that the Grid Connected Inverter is capable of bi-directional operation 
by definition. 
 
\section _hardware Hardware 
 
The VSI consists of the following sections: 
- 3 Phase IGBT Based Power Stage, Bus Bar and 0.1uF 1000V Film Capacitors 
- 4 off 2200uF 400V Electrolytic Capacitors connected as 2x2 
- 3 off AC Filter Inductors - AMCC63 core configuration 
- CPT-NY05 LEM and AC Filter Capacitor Board 
- EMI DC Bus and AC Grid Connection 
- Soft Charge Board and 3 Phase Contactor 
- 3 Phase Circuit Breaker 
- CPT-E13 VSI configuration DSP Controller 
- CPT-NY02 and associated Module Interconnecting Bus work 
- CPT-NY03 LED Interface Board with Emergency Stop Button 
- Isolated RS485 Interface  
 
The Power Stage synchronizes to the incoming AC supply of nominally 400Vac and 
operates with a nominal 700V DC Bus. 
 
The 700V DC Bus is available for connection to other DC-DC Modules, such as the 
following: 
- PV Module (Isolated Solar DC-DC Converter Module) 
- FC Module (Isolated Fuel Cell DC-DC Converter Module) 
- BiBC Module (Isolated Bidirectional Lead Acid Battery Charger) 
- VFBC Module (Isolated Bidirectional Vanadium Flow Battery Charger) 
 
In the bidirectional Battery Charger the DC bus interfaces to an H bridge  
using phase shifted square waves through a high frequency transformer. The  
output of the transformer is rectified and filtered to produce a nominal DC bus 
that interfaces to a battery bank. The two available versions are: 
- 5kW BIBC - Lead Acid Batteries: 340 - 440VDC  
- 2.5kW VFBC - Vanadium Flow Batteries: 40 - 65VDC 
 
The Fuel Cell Converter is a uni-directional DC-DC Module that steps up a  
nominal 55-90VDC input to produce a nominal 600-700VDC bus that interfaces  
directly to the VSI Module. 
 
The PV Converter is a uni-directional DC-DC Module that steps up a nominal  
90-170VDC input from Solar Panels to produce a nominal 600-700VDC bus that  
interfaces directly to the VSI Module. 
 
\section _communications Communications 
 
The VSI DSP controller has an RS485 link to MODBUS Master Controller that  
enables operational set points to be sent to the Module, such as commanded  
output Real and Reactive power. 
 
An Isolated Serial Port is used for debugging purposes. 
 
\section _modules Software Modules 
 
- PWM 
- Parameter Database 
- Comms from VSI Module to the MODBUS Master 
 
\section _definitions Project Level Definitions 
 
The following definitions are needed in the project file. 
 
Test software build flag 
\li BUILD_TEST  - Used to enable low AC voltage start up for testing purposes 
rather  
than full grid voltage. Not used in production software.  
Also changes version number of code to non-production numbering. 
 
Debug console flag - see bios0i_485.c: 
\li COM0_CONSOLE - used to direct the console functions to COM0 rather than COM1 
 
Current measurement setting 
\li CT_LA100P - Using an LA100P LEM for current measurement 
 
Emergency Stop switch configuration 
\li EMERG_STOP_NC - For V1 units (pre December 2013) with normally closed contact 
\li EMERG_STOP_NO - For V2 units (pre December 2013) with normally open contact 
 
Hardware Platform Version 
\li NY_VSI_REV_1 - For Units without CPT-NY05 circuit board 







   ========================================================================= */ 
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#define SYSCLK_OUT      (150e6)     ///< System Clock Frequency  
#define HSPCLK        (SYSCLK_OUT)    ///< High Speed Clock        
#define LSPCLK        (SYSCLK_OUT/4)  ///< Low Speed Clock         
 
 
/// boot ROM sine table size 
#define TABLE_SIZE      512 
/// boot ROM sine table magnitude 
#define MAX_SINE_TABLE    16384 
 
#define SW_FREQ_VSI     10000.0     ///< switching freq in Hz 
 
#define F_FREQ        50.0      ///< fundamental frequency 
 
#define VHI_NOM       650.0       ///< target hv dc bus Vdc 
#define IAC_NOM       7.5       ///< rated AC current in Arms 
 
 
/** @name DIP Switch Allocation*/ 
//@{ 
// DIP0 - unused 
// DIP1 - unused 
// DIP2 - unused 






   ========================================================================= */ 
 
/** @name Inverter fault codes */ 
//@{ 
// (mirrored in para.h:Active Rectifier fault word bits) 
#define FAULT_PDPINT    0x00000001 ///< hardware gate fault trip - act rect 
#define FAULT_SW_AC_OC    0x00000002 ///< software AC over current trip 
#define FAULT_HW_AC_OC    0x00000004 ///< hardware AC over current trip 
#define FAULT_A_PH_FUSE   0x00000008 ///< Input A Phase Fuse Failure 
#define FAULT_B_PH_FUSE   0x00000010 ///< Input B Phase Fuse Failure 
#define FAULT_C_PH_FUSE   0x00000020 ///< Input C Phase Fuse Failure 
#define FAULT_OT      0x00000040 ///< hardware over temperature trip 
#define FAULT_SW_VHI_OV   0x00000080 ///< unused 
#define FAULT_HW_VHI_OV   0x00000100 ///< hardware Vdc over voltage trip 
#define FAULT_SW_OVIN   0x00000200 ///< software Vac over voltage input trip 
#define FAULT_SW_UVIN   0x00000400 ///< software Vac under voltage input trip 
#define FAULT_CHARGE    0x00000800 ///< charging fault 
#define FAULT_EMERG     0x00001000 ///< emergency stop button pressed 
#define FAULT_VDC_BUS   0x00002000 ///< voltage imbalance across DC bus 
#define FAULT_CONT      0x00004000 ///< contactor failure 
#define FAULT_COMMS     0x00008000 ///< NOT SET used by display board 
//@} 
#define FAULT_MAX     16 ///< includes all faults to FAULT_COMMS 
 
#define FAULT_SPARES    (FAULT_SW_VHI_OV) 
 
/// faults that prevent converter operation 
#define FAULT_FATAL     (0xFFFF & (~(FAULT_COMMS|FAULT_SPARES))) 
/// faults that are checked in particular states 
#define FAULT_ST_VIN_UV   (0xFFFF & (~(FAULT_SW_UVIN|FAULT_COMMS|FAULT_SPARES))) 
 
extern Uint16 
  detected_faults; 
extern Uint16 
  fault_gate_flag; 
 
/// Individual fault setting function 
void main_fault_set(Uint16 new_fault); 
 
/// individual fault clearing function 
void main_fault_clear(Uint16 cleared_fault); 
 
/// overall fault clearing function 
void main_fault_clear_all(void); 
 
/// checks whether faults have cleared 
Uint16 main_fault_get_reported(void); 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\fn inline Uint16 main_fault_get(void) 
\brief Returns the fault word. 
 





\li 19/07/07 AM - initial creation 
\li 24/02/10 PM - Modified to be 32 bit 
 
\returns the fault word 
*/ 
inline Uint16 main_fault_get(void) 
{ 
  return detected_faults; 
} /* end main_fault_get */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\fn inline void main_fault_set_int(Uint16 new_fault) 
\brief Sets bits in the fault word. 
 
This function sets one or more bits in the fault word. It is inline for 






\li 25/07/07 AM - initial creation 
\li 24/02/10 PM - Modified to be 32 bit 
\returns the fault word 
*/ 
inline void main_fault_set_int(Uint16 new_fault) 
{ 
  detected_faults |= new_fault; 





   ========================================================================= */ 
 
/** @name State machine definitions */ 
//@{ 
 
/// state function type 
typedef void (* funcPtr)(void); 
 
/// simple state machine type 
typedef struct 
{ 
  funcPtr f;    ///< pointer to present state function 
  int first;      ///< flag set for first execution of present state function 
} State_Type; 
 
/// sets next State to be run 
#define NEXT_STATE(_s_,_f_)   { _s_.f = (funcPtr)&_f_; \ 
                  _s_.first = 1; } 
/// checks to see if the current state has been run previously 
#define IS_FIRST_STATE(_s_)   (_s_.first == 1) 
/// changes flag to indicate current state has been run previously 
#define DONE_FIRST_STATE(_s_)   _s_.first = 0 
/// runs function corresponding to the current state 
#define DO_STATE(_s_)     ((*(_s_.f))()) 
/// checks to see if the current state _s_ is equal to the state given by _f_ 








/** @name Watchdog Timer Definitions */ 
//@{ 
// fast 1 msec watchdogs 
#define WD_TIMER_MAX    10    ///< Maximum Number of Timers 
#define WD_CHARGE     0   ///< Charging Timer 
#define WD_RAMP       1   ///< Ramp Timer 
#define WD_C485       2   ///< Unused 
#define WD_COMMS_DV     3   ///< Unused 
#define WD_BIOS0      4   ///< COM 0 Transmit Watchdog 
#define WD_BIOS1      5   ///< COM 1 Transmit Watchdog 
#define WD_RESET      6   ///< Factory Reset Timer 
#define WD_COMMS_VD     7   ///< Unused 
#define WD_VD_HEART     8   ///< Unused 
#define WD_C485_0     9   ///< Unused 
 
extern Uint16 







/** @name LED Control Definitions */ 
//@{ 
// led flash periods in 0.2s ticks 
#define LED_FLASH_SLOW    5   ///< Slow Flash Led Period 
#define LED_FLASH_FAST    2   ///< Fast Flash Led Period 
#define LED_FLASH_OFF   0   ///< Led Flash Off 
 
// LED states                     Red2    Red1    Red0 
//                  H3    H4    H5 
#define LED_INIT      0 //  0   0   0 
#define LED_STOP      1 //  0   0   1 
#define LED_RAMP      2   //  0   1   0 
#define LED_UV        3   //  0   1   1 
#define LED_RUN_CONST_V   4   //  1   0   0 
#define LED_CHARGE      5 //  1   0   1 
#define LED_RUN_CONST_I   6 //  1   1   0 
#define LED_RUN_OL      7 //  1   1   1 
#define LED_FAULT     8 //  C1    C2    C3 
// Fault codes are fast flashing 
 
// Sets the diagnostic LEDs according to the desired pattern 












/// Sets and clears bits in a parameter word 








// uses pins on digital I/O connector X13 
/** @name Definitions from CPT-DA2810 Connector X2 */ 
//@{ 
 
/// Macro to Turn on LED1 - Connector X2 pin 1 
#define SET_DA2810_X2_1() GpioDataRegs.GPFSET.all = BIT14 
/// Macro to Turn off LED1 - Connector X2 pin 1 
#define CLEAR_DA2810_X2_1() GpioDataRegs.GPFCLEAR.all = BIT14 
 
/// Macro to Turn on LED2 - Connector X2 pin 2 
#define SET_DA2810_X2_2() GpioDataRegs.GPFSET.all = BIT11 
/// Macro to Turn off LED2 - Connector X2 pin 2 





   ========================================================================= */ 




#define GRAB_LONG 1 
//#define GRAB_DOUBLE 1 
 
// grab array size 
#define GRAB_LENGTH   600   ///< Length of Grab Code Array 
#define GRAB_WIDTH    3     ///< Width of Grab Code Array 
#define GRAB_DEC    5       ///< Decimals - not used       
 
// modes 
#define GRAB_GO     0 ///< logging data and waiting for trigger to stop 
#define GRAB_IDLE   1 ///< waiting for a start signal 
#define GRAB_TRIG   2 ///< waiting for a trigger point 
#define GRAB_STOPPED  3 ///< finished logging data 
#define GRAB_SHOW   4 ///< showing logged data 
 
// macros 
/// starts waiting for a trigger 
#define GrabStart()   { grab_index = 0; grab_mode = GRAB_TRIG; } 
 
/// goes from triggered to running 
#define GrabRun()   { grab_index = 0; grab_mode = GRAB_GO; } 
 
/// forces a running grab to stop 
#define GrabStop()    grab_mode = GRAB_STOPPED; 
 
/// Clear grab contents - ready to overwrite 
#define GrabClear()   { grab_index = 0; grab_mode = GRAB_IDLE; } 
 
/// Check if Grab has been Triggered 
#define GrabTriggered()   (grab_mode == GRAB_TRIGGER) 
/// Check if Grab is Running 
#define GrabRunning()   (grab_mode == GRAB_GO) 
/// Check if Grab has stopped 
#define GrabStopped()   (grab_mode == GRAB_STOPPED) 
/// Check if Grab data is available 
#define GrabAvail()     (grab_mode >= GRAB_STOPPED) 
/// Check if Grab data can be triggered 
#define GrabShowTrigger() (grab_mode == GRAB_SHOW) 
 
/// log data macro 
#define GrabStore(_loc_,_data_)  \ 
            grab_array[grab_index][_loc_] = _data_; 
 
/// wrap around storage 
#define GrabStep()    { grab_index++; \ 
              if (grab_index >= GRAB_LENGTH) \ 
                grab_mode = GRAB_STOPPED; \ 




  grab_mode,    ///< Current Grab Mode 
  grab_index,   ///< Index into Grab array 
















void GrabDisplay(void);   ///< Display the grabbed data for file storage 




// end main.h 




\brief ny-5kW Grid Connected Inverter software using the CPT-DA2810 and CPT-E13 
 
The 5kVA NY Inverter system uses the CPT-E13 and CPT-DA2810 PCBs. It uses a 
three phase VSI that is grid connected to a 400V/415V nominal microgrid.  
 
The communications is via an RS485 MODBUS interface X27 (COM1 RS485) with COM0  
used as a debug RS232 TTL port. 
 
\par Developed By: 




\li 17/03/11 PM - Ported from 30kW BC2 for use in NY 5kW Active Rectifier 
\li 09/12/11 DS - Commissioning NY 5kW Active Rectifier 
\li 15/05/12 PM - Cleaned up Comments 
\li 18/02/14 PM - Modification made in vsi.c to start up voltage limits 





const char flash_id[] = "\n\nNanyang 5kVA VSI\n"; 
 















// common project include files 
 














/// Factory Reset Time 
#define RESET_TIME      2000 //msec 
 
extern const char 







/// Time related flag type 
/** This structure holds flags used in background timing. */ 
typedef struct 
{ 
  Uint16 
    msec:1,   ///< millisecond flag 
    sec0_1:1, ///< tenth of a second flag 
    sec:1;    ///< second flag 
} type_flag; 
 
/// Time type 
/** This structure holds the variables used in background timing. */ 
typedef struct 
{ 
  type_flag 
    flag;   ///< bitwise flag structure 
  Uint16 
    count_msec; ///< count of milliseconds since last second event 
} type_time; 
 
/// LED Control type 
/** This structure holds the variables used for controlling the LEDs. They are 
used for indicating the operating state in normal conditions and the particular 
fault detected in fault conditions. */ 
typedef struct 
{ 
  Uint16 
    state,      ///< state of LEDs (0 off, 1 on) 
    pattern,    ///< LED pattern 










/** @name These are defined by the linker (see build_flash.cmd) */ 
//@{ 
extern Uint16 RamfuncsLoadStart; 
extern Uint16 RamfuncsLoadEnd; 




/** @name Background variables */ 
//@{ 
Uint16 
  quit = 0,       ///< exit flag 
  i = 0, 




  ref_iac = 0.0; ///< AC current reference in A 
 
 
/// timing variables 
type_time 
  time = 
  { 
    0,0,0, 
    0 
  }; 
 
/** @name Fault Variables */ 
//@{ 
Uint16 
  /// The detected faults are faults that are on the system at this instant. 
  /// ie the heatsink is too hot, the output current is over the trip value. 
  detected_faults = 0, ///< bits set for faults detected 
  restarting_faults = 0, ///< bits set for faults that are in restart zone 
  /// The known faults are updated once per second to be the detected faults 
  /// or the clearing faults. New faults are set in detected fault, but not 
  /// yet set in known faults. 




  fault_gate_flag = 0, ///< set when the fault source is a gate fault 
  /// The restarting faults are faults that are no longer present at this 
  /// instant, but their restart time is still counting out so the system 
  /// has not restarted. 
  fault_lockout_flag = 0, ///< flag set to lockout inverter 
  /// Restarting faults have times that are counting down to zero. When they 
  /// reach zero they are removed from restarting_faults. 
  fault_restart_timer[FAULT_MAX], ///< system restart countdown timers 
  fault_count[FAULT_MAX], ///< count of fault occurrences for lockout 
  fault_count_timer[FAULT_MAX]; ///< lockout count clear countdown timers 
 
const Uint16 
  fault_count_time[FAULT_MAX] = ///< time before the fault count is reset 
  { 
    300, // FAULT_PDPINT 
    150, // FAULT_SW_AC_OC 
    150, // FAULT_HW_AC_OC 
    300, // FAULT_A_PH_LOSS 
        300, // FAULT_B_PH_LOSS 
        300, // FAULT_C_PH_LOSS 
    0,   // FAULT_OT 
    60,  // FAULT_SW_VHI_OV 
    60,  // FAULT_HW_VHI_OV 
    60,  // FAULT_SW_OVIN 
    0,   // FAULT_SW_UVIN 
    300, // FAULT_CHARGE 
    300, // FAULT_EMERG 
    300, // FAULT_VDC_BUS 
    300, // FAULT_CONT 
    0,   // FAULT_COMMS 
  }, 
  fault_count_lockout[FAULT_MAX] = ///< number of faults to cause a lockout 
  {             // 0 for no lockout 
    2, // FAULT_PDPINT 
    3, // FAULT_SW_AC_OC 
    3, // FAULT_HW_AC_OC 
    3, // FAULT_A_PH_LOSS 
        3, // FAULT_B_PH_LOSS 
        3, // FAULT_C_PH_LOSS 
    3, // FAULT_OT 
    3, // FAULT_SW_VHI_OV 
    2, // FAULT_HW_VHI_OV 
    2, // FAULT_SW_OVIN 
    0, // FAULT_SW_UVIN 
    2, // FAULT_CHARGE 
    0, // FAULT_EMERG 
    3, // FAULT_VDC_BUS 
    3, // FAULT_CONT 
    0, // FAULT_COMMS 
  }, 
  fault_restart_time[FAULT_MAX] = ///< time to restart after the fault 
  { 
    30,  // FAULT_PDPINT 
    30,  // FAULT_SW_AC_OC 
    30,  // FAULT_HW_AC_OC 
    30,  // FAULT_A_PH_LOSS 
        30,  // FAULT_B_PH_LOSS 
        30,  // FAULT_C_PH_LOSS 
    30,  // FAULT_OT 
    20,  // FAULT_SW_VHI_OV 
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    30,  // FAULT_HW_VHI_OV 
    2,   // FAULT_SW_OVIN 
    2,   // FAULT_SW_UVIN 
    120, // FAULT_CHARGE 
    10,  // FAULT_EMERG 
    30,  // FAULT_VDC_BUS 
    30,  // FAULT_CONT 
    1,   // FAULT_COMMS 




  wd_timer[WD_TIMER_MAX] = 
  { 
    0,0,0,0,0,0,0,0,0,0 
  }; ///< watchdog countdown timers 
 
type_led 
  led_state = 
  { 
    0, 
    0, 
    0 
  }; ///< E13 LED Status 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Grab Code Variables */ 
//@{ 
int16 
  grab_mode = GRAB_IDLE,      ///< Current Grab Mode 
  grab_index,           ///< Existing Grab Index 
  grab_dec;             ///< grab decimation counter 
 
#ifdef GRAB_SHORT 
  short grab_array[GRAB_LENGTH][GRAB_WIDTH];  ///< Grab Array - Type Short 
#endif 
#ifdef GRAB_DOUBLE 
  double grab_array[GRAB_LENGTH][GRAB_WIDTH]; ///< Array for storing Grabbed Data 
- Type Double 
#endif 
#ifdef GRAB_LONG 





/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Test Code Variables */ 
//@{ 
Uint16 
  ph_ref = 0; ///< internal reference for parameter to hack 
int16 




/** @name Serial OL Modulation Command */ 
//@{ 
double 
  mod_serial=0.0; 
//@} 
 
/** @name Serial CL Current command */ 
//@{ 
double 
  iac_mag=0.0, 
  id_mag=0.0, 
  iq_mag=0.0; 
//@} 
extern Uint16 






/// Initialises the fault handling system 
void main_fault_init(void); 
 
/// Processes the fault event counting and clearing process 
void main_fault_process(void); 
 
/// Resets the fault handling after a fault lockout 
void main_fault_reset(void); 
 
/// process command from display 
void process_command(Uint16 com); 
 
/// Processes data written from the display 
void process_comms_data(void); 
 
/// perform a factory reset on the parameter database 
void reset_para(void); 
 
/// store latest parameter values in the parameter database for display 
void store_para(void); 
 
/// Called every 0.1s to control led flashing 
void led_control(void); 
 
/// Determines the LED bits for a fault 
void led_fault_bits(Uint16 *clear_bits, Uint16 *flash_bits, Uint16 *set_bits); 
 
// display operating info 
void com_display(Uint16 mode); 
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// process keyboard input 
void com_keyboard(void); 
 
/// 1 second interrupt for display 
interrupt void isr_cpu_timer0(void); 
 
// Function defined in bios0i_485.c 
/// Supervisory protection to force TX CTRL off. 
void bios_watchdog_COM0(void); 
 
// Function defined in bios1i_485.c 
/// Supervisory protection to force TX CTRL off. 
void bios_watchdog_COM1(void); 
 
/// Hack into the parameter flash for testing 







\brief This is the main function.  
It: 
\li Initialises the DSP and its peripherals 
\li Initialises the E13 PCB into a safe condition 
\li Copies the RAM based functions to RAM 
\li Starts the 1ms timers for background timing 
\li Sets up the two com ports 
\li Initialises the various software modules 




\li 09/10/07 AM - initial creation 
\li 29/04/08 AM - added fault system initialisation 




  DINT; 
// Initialise DSP for PCB 
  lib_e13_init(150/*MHz*/,30000/*kHz*/,150000/*kHz*/); 
 
// Initialize the PIE control registers to their default state. 
  InitPieCtrl(); 
// Disable CPU interrupts and clear all CPU interrupt flags: 
  IER = 0x0000; 
  IFR = 0x0000; 
// Initialize the PIE vector table with pointers to the shell Interrupt 
// Service Routines (ISR). 
// This will populate the entire table, even if the interrupt 
// is not used in this example.  This is useful for debug purposes. 
// The shell ISR routines are found in DSP281x_DefaultIsr.c. 
// This function is found in DSP281x_PieVect.c. 
  InitPieVectTable(); 
 
#ifndef BUILD_RAM 
// Copy time critical code and Flash setup code to RAM 
// The  RamfuncsLoadStart, RamfuncsLoadEnd, and RamfuncsRunStart 
// symbols are created by the linker. Refer to the F2810.cmd file. 
  MemCopy(&RamfuncsLoadStart, &RamfuncsLoadEnd, &RamfuncsRunStart); 
 
// Call Flash Initialization to setup flash waitstates 
// This function must reside in RAM 
  InitFlash(); 
#endif 
 
  InitAdc(); 
  InitCpuTimers(); 
 
  bios_init_COM0(38400L); 
  bios_init_COM1(38400L,8,PARITY_NONE,STOP_TWO); 
 
// Configure CPU-Timer 0 to interrupt every millisecond: 
// 150MHz CPU Freq, 0.001 second Period (in uSeconds) 
  ConfigCpuTimer(&CpuTimer0, 150.0/*MHz*/, 1000.0/*us*/); 
  StartCpuTimer0(); 
 
// Map interrupt to interrupt service routine. 
  EALLOW; 
  PieVectTable.TINT0 = &isr_cpu_timer0; 
  EDIS; 
 
// Enable TINT0 in the PIE: Group 1 interrupt 7 
  PieCtrlRegs.PIEIER1.bit.INTx7 = 1; 
  IER |= M_INT1; // Enable CPU Interrupt 1 
  EnableInterrupts(); 
 
// Turn off on card status LEDs 
  CLEAR_LED0_E13(); 
  CLEAR_LED1_E13(); 
  CLEAR_LED2_E13(); 
  CLEAR_LED3_E13(); 
 
  puts_COM0(flash_id); 
  /* Display Version Number information */ 
  puts_COM0(build_timestamp); 
  puts_COM0("\n"); 
 
  pled_init(); 
  //  initialise flash RAM 
  sf_init(); 
  sf_set_protect(SF_UNPROTECT); 
 
  GrabInit(); 
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  if (para_init(PARA_INIT_NODEFAULT) != 0) // bad settings 
  { 
    Uint16 status; 
 
    status = PARA_READ(P_STATUS); 
    status |= ST_BAD_SETTINGS; 
    para_write_int(P_STATUS,status); 
  } 
  // Display Modbus Address 
  puts_COM0("\nMB Addr:"); 
  putd_COM0(PARA_READ(P_ADDR)); 
  puts_COM0("\n"); 
  // Initialize Modbus with Address as specified by P_ADDR 
  modbus_init(PARA_READ(P_ADDR)); 
 
  vsi_set_mode(VSI_CV); 
  vsi_set_id(PARA_READ(P_ID_SET)); 
  vsi_set_iq(0.0); 
  vsi_set_vhi(PARA_READ(P_VHV_SET)); 
 
  main_fault_init(); 
  mb_para_init(); 
 
  // Enable watchdog 
  EALLOW; 
  SysCtrlRegs.WDCR = 0x0028; 








  while(quit == 0) 
  { 
    if (time.flag.msec != 0) // millisecond events 
    { 
      time.flag.msec = 0; 
      vsi_state_machine(); 
      bios_watchdog_COM0(); 
      bios_watchdog_COM1(); 
      modbus_process(); 
      KickDog(); 
      reset_para(); 
    } 
    else if (time.flag.sec0_1 != 0) // tenth of second events 
    { 
      time.flag.sec0_1 = 0; 
      store_para(); 
      led_control(); 
      com_keyboard();    
      com_display(0);   // continue one second display 
    } 
    else if (time.flag.sec != 0) // one second events 
    { 
      time.flag.sec = 0; 
      main_fault_process(); 
      com_display(1);   // trigger new one second display 
    } 
    else // low priority events 
    { 
      if (mb_para_length() != 0) 
      { 
        process_comms_data(); 
      } 
    } 
  } /* end while quit == 0 */ 
 
  SOFT_CHARGE_RELAY_OFF(); 
  MAIN_CONTACTOR_OFF(); 
  EvaRegs.T1CON.bit.TENABLE = 0; 
  EvaRegs.ACTRA.all = 0x0000; 
  EvbRegs.T3CON.bit.TENABLE = 0; 
  EvbRegs.ACTRB.all = 0x0000; 
 
  DINT; 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Some parameter words are bits fields. This function encapsulates the process 
of setting and clearing bits in these parameters. There is no error checking 
on the validity of the function arguments. 
 




\li 04/07/07 AM - initial creation 
 
\param[in] ref The parameter reference 
\param[in] set The bits to set in the word 
\param[in] clear The bits to clear in the word 
*/ 
void main_para_bits(Uint16 ref, Uint16 set, Uint16 clear) 
{ 
  int16 
    word; 
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  para_read(ref,&word); 
  word &= ~clear; 
  word |= set; 
  para_write_int(ref,word); 
} /* end main_para_bits */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called when a fault is detected to set its bit in the 
fault word. Since this function is called from both background and interrupt 




\li 19/07/07 AM - initial creation 
\li 24/02/10 PM - Modified to be 32 bit 
 
\param[in] new_fault The new fault to be added to the fault word. 
*/ 
void main_fault_set(Uint16 new_fault) 
{ 
  DINT; 
    detected_faults |= new_fault; 
  EINT; 
} /* end main_fault_set */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is used to remove an individual fault from the fault word. Since 





\li 19/07/07 AM - initial creation 
\li 24/02/10 PM - Modified to be 32 bit 
 
\param[in] cleared_fault The fault to be cleared from the fault word. 
*/ 
void main_fault_clear(Uint16 cleared_fault) 
{ 
  DINT; 
    detected_faults &= ~cleared_fault; 
  EINT; 
} /* end main_fault_clear */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function tries to clear all the faults. It clears the fault word, then 
checks whether the faults are still present. Since the fault word can be 
altered at the interrupt level, this function uses the atomic main_fault_set 




\li 19/07/07 AM - initial creation 
\li 01/05/08 AM - reduced time that interrupts are disabled 




  Uint16 
    i = 0; 
  DINT; 
    if (fault_gate_flag != 0) 
    { 
      RESET_GATES(); 
      detected_faults &= ~FAULT_PDPINT; 
      EvaRegs.COMCONA.bit.FCOMPOE = 1;  // full compare enable 
      EvbRegs.COMCONB.bit.FCOMPOE = 1;  // full compare enable 
   
      for (fault_gate_flag=0; fault_gate_flag<1000; fault_gate_flag++) 
      { 
        i += fault_gate_flag; 
      } 
      fault_gate_flag = 0; 
      ENABLE_GATES(); 
      for (i=0; i<10; i++) 
      { 
        ENABLE_GATES(); 
      } 
      EvaRegs.ACTRA.all = 0x0000; 
      EvbRegs.ACTRB.all = 0x0000; 
    } 
  EINT; 
 
  if ((EvaRegs.COMCONA.bit.PDPINTASTATUS == 0)|| 
    (EvbRegs.COMCONB.bit.PDPINTBSTATUS == 0)  ) 
  { 
    main_fault_set(FAULT_PDPINT); 
  } 
  if (GET_I_OV_TRIP()) 
  { 
    main_fault_set(FAULT_HW_AC_OC); 
  } 
 
} /* end main_fault_clear_all */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is used to check whether the faults have cleared so that the 





\li 27/07/07 AM - initial creation 
\li 24/02/10 PM - Modified to be 32 bit 
 




  return (known_faults|detected_faults); 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This function performs a factory reset on the parameter database. It uses the 
reset watchdog timer to control the timing of resetting all the parameters to 








  if (wd_timer[WD_RESET] == 0) 
  { 
    return; 
  } 
  switch (wd_timer[WD_RESET]) 
  { 
    case RESET_TIME - 100: 
      para_write_int(P_ADDR,P_ADDR_DEF); 
    break; 
    case RESET_TIME - 200: 
      para_write_int(P_VHV_SET,P_VHV_SET_DEF); 
    break; 
    case RESET_TIME - 300: 
      para_write_int(P_QOUT_SET,P_QOUT_SET_DEF); 
    break; 
    case 1: 
      EALLOW; 
      SysCtrlRegs.WDKEY = 0x0000; // resets DSP 
      EDIS; 
    break; 
    // default: 
      // do nothing 
  } 
} /* end reset_para */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function processes data written from the display. If reads the parameter 








  Uint16 
    res, 
    ref; 
 
  res = mb_para_get_write(&ref); 
  if (res != 0) // queue is empty 
  { 
    return; 
  } 
  switch (ref) 
  { 
    case P_COMMAND: 
      process_command(PARA_READ(P_COMMAND)); 
    break; 
    case P_ADDR: 
      modbus_init(PARA_READ(P_ADDR)); 
    break; 
    case P_VHV_SET: 
      vsi_set_vhi(PARA_READ(P_VHV_SET)); 
    break; 
    case P_QOUT_SET: 
    { 
      double qout,v,iq; 
      qout = (double)PARA_READ(P_QOUT_SET); 
      v = vsi_get_vac(0); 
      if (v < 100.0) v = 100.0; 
      iq = qout/v/1.732; 
      vsi_set_iq(iq); 
      putdbl(iq,1); 
      puts_COM0("A iq\n"); 
    } 
    break; 
    case P_ID_SET: 
    { 
      vsi_set_id(PARA_READ(P_ID_SET)); 
    } 
    break; 
    default: 
      puts_COM0("\nBad comms write:"); 
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      putu(ref); 
      puts_COM0(" ignoring\n"); 
  } 
} /* end process_comms_data */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Any commands received from the system controller are handled here. The available 




\li 06/07/07 AM - derived from vsi:main:process_command 
\li 27/01/10 PM - Added DB_ACK_FLASH and DB_FACTORY_RESET commands 
 
\param[in] com Command from display 
*/ 
void process_command(Uint16 com) 
{ 
  switch (com) 
  { 
    case MB_CLEAR_FAULTS: 
      main_fault_reset(); 
    break; 
    case MB_RUN: 
      vsi_enable(); 
    break; 
    case MB_STOP: 
      vsi_disable(); 
    break; 
    case MB_ACK_FLASH: 
      // acknowledgement of bad settings received 
      para_write_int(P_STATUS,PARA_READ(P_STATUS)&~ST_BAD_SETTINGS); 
    break; 
    case MB_FACTORY_RESET: 
      vsi_disable(); 
      // reset DSP requested at completion of factory reset 
      // turn off outputs - already done at start of factory reset 
      // Open contactors 
      MAIN_CONTACTOR_OFF(); 
      SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
 
      EvaRegs.T1CON.all = 0; // stop timer 
      EvaRegs.T2CON.all = 0; // stop timer 
      EvbRegs.T3CON.all = 0; // stop timer 
      EvbRegs.T4CON.all = 0; // stop timer 
      EvaRegs.COMCONA.all = 0x0000; // disable compare outputs 
      EvbRegs.COMCONB.all = 0x0000; // disable compare outputs 
 
      // Trigger Reset Timer - checked at msec timer level 
      wd_timer[WD_RESET] = RESET_TIME; // msec 
    break; 
    case MB_SET_CV: 
      if (vsi_get_state() == ST_VSI_STOP) 
      { 
        vsi_set_mode(VSI_CV); 
        puts_COM0("\nVoltage Regulated ACREC\n"); 
      } 
    break; 
    case MB_SET_CI: 
      if (vsi_get_state() == ST_VSI_STOP) 
      { 
        vsi_set_mode(VSI_CI); 
        puts_COM0("\nCurrent Regulated VSI\n"); 
      } 
    break; 
  } 
} /* end process_command */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 








  Uint16 
    i; 
 
  for (i=0; i<FAULT_MAX; i++) 
  { 
    fault_count[i] = 0; 
    fault_count_timer[i] = 0; 
    fault_restart_timer[i] = 0; 
  } 
} /* end main_fault_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
<p> 
This function is called once per second. It detects any new faults and starts 
a clearing timer. If the fault count for a new fault has reached the lockout 
threshold, then the lockout flag is set to prevent the inverter restarting. It 
also counts down the timers for any recent faults to clear the fault count. 
</p> 
<tt> 
fault present- -_______________***********____________________________\n 
fault restarting__________________________***********_________________\n 
known faults- - ________________^^^^^^^^^^^^^^^^^^^^^_________________\n 
new fault- - - -_______________^______________________________________\n 
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  Uint16 
    new_faults, 
    cleared_faults, 
    fault_mask; 
 
  Uint16 
    i, 
    restart_clear_flag = 0; 
 
  // new faults - bits set in detected faults but not in known faults 
  new_faults = detected_faults&(~known_faults); 
  // cleared faults - bit set in known faults, but 
  cleared_faults = known_faults&(~(detected_faults|restarting_faults)); 
  known_faults |= detected_faults; 
  restarting_faults |= cleared_faults; 
  // check for faults clearing 
  detected_faults = vsi_check_fault(); 
  // process new faults 
  if (new_faults != 0) 
  { 
    fault_mask = 0x0001; 
    // scan each new fault 
    for (i=0; i<FAULT_MAX; i++) 
    { 
      if (new_faults&fault_mask) 
      { // only for lockout faults 
        if (fault_count_lockout[i] != 0) 
        { 
          fault_count[i]++; 
          // check for lockout 
          if (fault_count[i] >= fault_count_lockout[i]) 
          { 
            fault_lockout_flag = 1; 
            puts_COM0("\nlockout\n"); 
          } 
        } 
      } 
      fault_mask <<= 1; 
    } 
  } 
  // process cleared faults - start restart timer and count timer 
  if (cleared_faults != 0) 
  { 
    fault_mask = 0x0001; 
    // scan each new fault 
    for (i=0; i<FAULT_MAX; i++) 
    { 
      if (cleared_faults&fault_mask) 
      { 
        fault_count_timer[i] = fault_count_time[i]; 
        fault_restart_timer[i] = fault_restart_time[i]; 
      } 
      fault_mask <<= 1; 
    } 
  } 
  // process existing faults 
  for (i=0; i<FAULT_MAX; i++) 
  { 
    if (fault_count_timer[i] > 0) 
    { 
      fault_count_timer[i]--; 
      // check for clear timer finish 
      if (fault_count_timer[i] == 0) 
      { 
        // dec fault count and restart count timer 
        if (fault_count[i] > 0) 
        { 
          fault_count[i]--; 
          fault_count_timer[i] = fault_count_time[i]; 
        } 
      } 
    } 
  } 
  fault_mask = 0x0001; 
  restart_clear_flag = 0; 
  for (i=0; i<FAULT_MAX; i++) 
  { 
    if (fault_restart_timer[i] > 0) 
    { 
      fault_restart_timer[i]--; 
      // check for clear timer finish unless locked out 
      if ( (fault_restart_timer[i] == 0)&&(fault_lockout_flag == 0) ) 
      { 
        // remove from known faults and restarting faults 
        known_faults &= ~fault_mask; 
        restarting_faults &= ~fault_mask; 
        restart_clear_flag = 1; 
      } 
    } 
    fault_mask <<= 1; 
  } 
  // check for restart timer finish 
  if ( (detected_faults == 0) && (restarting_faults == 0) 
    && (restart_clear_flag == 1) ) 
  { 
    // clear faults 
    main_fault_clear_all(); 
 198 
  } 
} /* end main_fault_process */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called to restart the inverter after a lockout event. It 
clears the lockout flag, resets all the fault counts and timers and then 




\li 27/07/07 AM - initial creation 




  Uint16 
    i; 
 
  fault_lockout_flag = 0; 
  for (i=0; i<FAULT_MAX; i++) 
  { 
    fault_count[i] = 0; 
    fault_count_timer[i] = 0; 
    fault_restart_timer[i] = 0; 
  } 
  restarting_faults = 0x0000; 
  known_faults = 0x0000; 
  main_fault_clear_all(); 
} /* end main_fault_reset */ 
 
 
/** @name Variables used for Parameter Calculation */ 
//@{ 
  Uint16 
    fault_new;    ///< Newly Detected Faults 
  Uint16 
    status,     ///< Existing Status 
    p_real,     ///< Real Power 
    p_react;    ///< Reactive Power 
  int16 
    vsi_status,   ///< VSI Status 
    vac_grid,     ///< Grid Voltage 
    volts_in,     ///< DC Bus Voltage 
    amps;     ///< AC Current 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The display accesses system parameters by reading the data from the parameter 




\li 25/05/07 AM - initial creation 
\li 08/08/07 AM - changed power calculation to tenths of kW 
\li 14/09/07 AM - fixed setting of LED voltage status bits for normal case 
\li 01/12/08 AM - added calibration offset to Vout 





  Uint16 
    led_bits = 0; 
 
  volts_in = vsi_get_vhi(); 
  para_write_int(P_VHV,volts_in); 
  amps = (int16)vsi_get_iac(1); 
  para_write_int(P_IPH1,amps); 
  // Overload LED on if any of the phases are above rated current 
  if (amps > (int16)(IAC_NOM*10.0)) 
  { 
    led_bits |= PLED_OLOAD; 
  } 
  amps = (int16)vsi_get_iac(2); 
  para_write_int(P_IPH2,amps); 
  if (amps > (int16)(IAC_NOM*10.0)) 
  { 
    led_bits |= PLED_OLOAD; 
  } 
  amps = (int16)vsi_get_iac(3); 
  para_write_int(P_IPH3,amps); 
  if (amps > (int16)(IAC_NOM*10.0)) 
  { 
    led_bits |= PLED_OLOAD; 
  } 
 
  vac_grid = (int16)vsi_get_vac(0); 
  para_write_int(P_VIN_AVG,vac_grid); 
  vac_grid = (int16)vsi_get_vac(1); 
  para_write_int(P_VIN_AC,vac_grid); 
  vac_grid = (int16)vsi_get_vac(2); 
  para_write_int(P_VIN_BC,vac_grid); 
 
  p_real = vsi_get_p(); 
  para_write_int(P_POUT,(int16)p_real); 
  p_react = vsi_get_q(); 
  para_write_int(P_QOUT,(int16)p_react); 
 
  // update battery charger fault word 
  fault_new = main_fault_get_reported(); 
 
  para_write_int(P_FAULT,(int16)fault_new); 
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  // update status word 
  status = PARA_READ(P_STATUS); 
  // Inverter status bits 
  if (fault_new == 0) 
  { 
    led_bits |= PLED_AC_VOLTS;  // AC Volts LED On if no faults present 
 
    vsi_status = vsi_get_status(); 
    if (vsi_status == 0) 
    { 
      status &= ~(ST_RUN|ST_FAULT); 
      led_bits |= PLED_STOP;  // Stop LED on if not in Fault or Run State 
    } 
    else if (vsi_status > 0) 
    { 
      status |= ST_RUN; 
      status &= ~ST_FAULT; 
      led_bits |= PLED_RUN; // Run LED on if not in Fault or Stop 
    } 
    else 
    { 
      status |= ST_FAULT; 
      status &= ~ST_RUN; 
      led_bits |= PLED_FAULT; // Fault LED on - Fault Present 
    } 
  } 
  else 
  { 
    status |= ST_FAULT; 
    status &= ~ST_RUN; 
    led_bits |= PLED_FAULT; 
    if (fault_new & FAULT_SW_UVIN) 
    { 
      led_bits |= PLED_AC_UV;   // Input AC Under Voltage 
    } 
    else if (fault_new & FAULT_SW_OVIN) 
    { 
      led_bits |= PLED_AC_OV;   // Input AC Over Voltage 
    } 
  } 
 
  if (modbus_comms_ok() == 0) 
  { 
    led_bits |= PLED_COMMS;     // Comms failure 
  } 
  para_write_int(P_STATUS,status); 
  pled_load(led_bits); 
} /* end store_para */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The LEDs can be set to flash on and off at different periods. This function 




\li 23/05/07 AM - initial creation 




  static Uint16 
    counter = 0; 
 
//  GpioDataRegs.GPBTOGGLE.all = DIGIO3; 
 
  if (led_state.flash_period != 0) 
  { 
    counter++; 
    if (counter >= led_state.flash_period) 
    { 
      counter = 0; 
      if (led_state.state == 1) 
      { 
        led_state.state = 0; 
        GpioDataRegs.GPACLEAR.all = led_state.pattern; 
      } 
      else 
      { 
        led_state.state = 1; 
        GpioDataRegs.GPASET.all = led_state.pattern; 
      } 
    } 
  } 
} /* end led_control */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\brief Set the Status LEDs on the CPT-E13 Circuit board. 
 
This function is called to set the E13 LEDs to indicate the state of the VSI 
Module. The green LED is controlled by other code to indicate receipt of 
messages from the display. The three red LEDs are set according 




\li 23/05/07 AM - initial creation 
\li 06/07/07 AM - derived from IR2k5VA:main:led_set 
\li 01/05/08 AM - added under voltage and open loop run LED modes 
 
\param[in] state The code that defines the LED pattern to display. 
*/ 
void led_set(Uint16 state) 
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{ 
  Uint16 
    clear_bits, 
    flash_bits, 
    set_bits; 
 
  switch (state) 
  { 
    case LED_INIT: 
      clear_bits = LED2_E13|LED1_E13|LED0_E13; 
      set_bits = 0; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_STOP: 
      clear_bits = LED2_E13|LED1_E13; 
      set_bits = LED0_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_RAMP: 
      clear_bits = LED2_E13|LED0_E13; 
      set_bits = LED1_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_RUN_CONST_V: 
      clear_bits = LED1_E13|LED0_E13; 
      set_bits = LED2_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_UV: 
      clear_bits = LED2_E13; 
      set_bits = LED1_E13|LED0_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_CHARGE: 
      clear_bits = LED1_E13; 
      set_bits = LED2_E13|LED0_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_RUN_CONST_I: 
      clear_bits = LED0_E13; 
      set_bits = LED2_E13|LED1_E13|LED0_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_RUN_OL: 
      clear_bits = 0; 
      set_bits = LED2_E13|LED1_E13; 
      led_state.flash_period = LED_FLASH_OFF; 
    break; 
    case LED_FAULT: 
      led_fault_bits(&clear_bits,&flash_bits,&set_bits); 
      led_state.pattern = flash_bits; 
      led_state.flash_period = LED_FLASH_FAST; 
    break; 
    default: 
      clear_bits = 0; 
      set_bits = LED2_E13|LED1_E13|LED0_E13; 
  } 
  GpioDataRegs.GPACLEAR.all = clear_bits; 
  GpioDataRegs.GPASET.all = set_bits; 
} /* end led_set */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function reads the fault word and selects a bit pattern to display. It 
chooses a pattern so that at least one LED is flashing. 
<tt> 
L2  L1  L0  Fault 
F F F   FAULT_PDPINT 
F F 1   FAULT_HW_AC_OC 
F F 0   FAULT_SW_AC_OC 
F 1 F   FAULT_A_PH_FUSE 
F 1 1   FAULT_B_PH_FUSE 
F 1 0   FAULT_C_PH_FUSE 
F 0 F   FAULT_OT 
F 0 1   FAULT_HW_VHI_OV 
F 0 0   FAULT_SW_VHI_OV 
1 F F   FAULT_SW_OVIN 
1 F 1   FAULT_SW_UVIN 
1 F 0   FAULT_CHARGE 
1 1 F   FAULT_EMERG 
1 0 F   FAULT_VDC_BUS 
0 F F FAULT_CONT 
0 1 F 
0 0 F unknown fault 
</tt> 




\li 23/05/07 AM - initial creation 
\li 30/05/07 AM - added over temperature fault indication 
\li 06/07/07 AM - derived from IR2k5VA:main:led_set 
\li 08/12/07 PM - Modified to include reverse polarity fault & updated order 
\li 01/05/08 AM - changes to have full on LEDs as well 
 
\param[in] *clear_bits Destination of bits to clear 
\param[in] *flash_bits Destination of bits to flash 
\param[in] *set_bits Destination of bits to set 
*/ 
void led_fault_bits(Uint16 *clear_bits, Uint16 *flash_bits, Uint16 *set_bits) 
{ 
  Uint16 
    fault; 
 
  fault = main_fault_get(); 
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  if (fault&(FAULT_PDPINT)) 
  { 
    *clear_bits = 0; 
    *set_bits = 0; 
    *flash_bits = LED2_E13|LED1_E13|LED0_E13; 
  } 
  else if (fault&(FAULT_HW_AC_OC)) 
  { 
    *clear_bits = 0; 
    *set_bits = LED0_E13; 
    *flash_bits = LED2_E13|LED1_E13; 
  } 
  else if (fault&FAULT_SW_AC_OC) 
  { 
    *clear_bits = LED0_E13; 
    *set_bits = 0; 
    *flash_bits = LED2_E13|LED1_E13; 
  } 
  else if (fault&(FAULT_A_PH_FUSE)) 
  { 
    *clear_bits = 0; 
    *set_bits = LED1_E13; 
    *flash_bits = LED2_E13|LED0_E13; 
  } 
  else if (fault&FAULT_B_PH_FUSE) 
  { 
    *clear_bits = 0; 
    *set_bits = LED1_E13|LED0_E13; 
    *flash_bits = LED2_E13; 
  } 
  else if (fault&FAULT_C_PH_FUSE) 
  { 
    *clear_bits = LED0_E13; 
    *set_bits = LED1_E13; 
    *flash_bits = LED2_E13; 
  } 
  else if (fault&FAULT_OT) 
  { 
    *clear_bits = LED1_E13; 
    *set_bits = 0; 
    *flash_bits = LED2_E13|LED0_E13; 
  } 
  else if (fault&FAULT_HW_VHI_OV) 
  { 
    *clear_bits = LED1_E13; 
    *set_bits = LED0_E13; 
    *flash_bits = LED2_E13; 
  } 
  else if (fault&(FAULT_SW_VHI_OV)) 
  { 
    *clear_bits = LED1_E13|LED0_E13; 
    *set_bits = 0; 
    *flash_bits = LED2_E13; 
  } 
  else if (fault&FAULT_SW_OVIN) 
  { 
    *clear_bits = 0; 
    *set_bits = LED2_E13; 
    *flash_bits = LED1_E13|LED0_E13; 
  } 
  else if (fault&FAULT_SW_UVIN) 
  { 
    *clear_bits = 0; 
    *set_bits = LED2_E13|LED0_E13; 
    *flash_bits = LED1_E13; 
  } 
  else if (fault&FAULT_CHARGE) 
  { 
    *clear_bits = LED0_E13; 
    *set_bits = LED2_E13; 
    *flash_bits = LED1_E13; 
  } 
  else if (fault&FAULT_EMERG) 
  { 
    *clear_bits = 0; 
    *set_bits = LED2_E13|LED1_E13; 
    *flash_bits = LED0_E13; 
  } 
  else if (fault&FAULT_VDC_BUS) 
  { 
    *clear_bits = LED1_E13; 
    *set_bits = LED2_E13; 
    *flash_bits = LED0_E13; 
  } 
  else if (fault&FAULT_CONT) 
  { 
    *clear_bits = LED2_E13; 
    *set_bits = 0; 
    *flash_bits = LED1_E13|LED0_E13; 
  } 
  else // unknown 
  { 
    *clear_bits = LED2_E13|LED1_E13; 
    *set_bits = 0; 
    *flash_bits = LED0_E13; 
  } 
} /* end led_fault_bits */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// Variable for Displaying the Current State to the Debug Window 
char 
  *vsi_state_str[ST_VSI_MAX] = 
  { 
    "UVolt " , 
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    "Charge ", 
    "Stop ", 
    "Ramp ", 
    "Run ", 
    "Fault ", 
    "Error ", 
    "Init ", 
    "Cal ", 
    "Iac ", 
    "Seq ", 
    "Cntctr ", 
    "Start " 
  };   
extern int16 
  t_a_cnt, 
  id_targ_adc; 
 
#define HELP_START    31          ///< Start Location in Switch of Help Text 
#define HELP_FINISH   (HELP_START+43)   ///< End Location in Switch of Help Text 
 
/** 




\li 22/06/05 AM - initial creation 
\li 11/01/10 AM added grab display 
 
\param[in] mode Display Mode 
*/ 
void com_display(Uint16 mode) 
{ 
  static Uint16 display_state = 0xFFFF; 
  int16 
    fault_state = 0; 
 
  // don't trigger until existing information has printed 
  if ((mode == 1)&&(display_state > HELP_FINISH)) 
    display_state = 0; 
  else if (mode == 2) // display help parameters 
    display_state = HELP_START; 
  else 
    display_state++; 
 
  if (GrabAvail()) 
  { 
    GrabDisplay(); 
    return; 
  } 
 
  switch (display_state) 
  { 
    case 0: 
      fault_state = vsi_get_status(); 
      puts_COM0("\n"); 
      if (fault_state == -1) 
      { 
        puts_COM0("F"); 
        putxx(main_fault_get_reported()); 
        puts_COM0(" "); 
      } 
      puts_COM0(vsi_state_str[vsi_get_state()]); 
      puts_COM0(" Sync:"); 
      putu(in_sync); 
    break; 
    case 1: 
      if (vsi_get_mode() == VSI_CI) 
      { 
        puts_COM0(" ci Iac_ref:"); 
        putdbl((double)PARA_READ(P_ID_SET)/10.0,2); 
        puts_COM0("\t"); 
      } 
      else if (vsi_get_mode() == VSI_OL) 
      { 
        puts_COM0(" ol mod:"); 
        putdbl(mod_serial,2); 
      } 
      else 
      { 
        puts_COM0(" cv Vh_r:"); 
        putu(PARA_READ(P_VHV_SET)); 
      } 
    break; 
    case 2: 
      puts_COM0(" Vh:"); 
      putd(vsi_get_vhi()); 
    break; 
    case 3: 
      puts_COM0(" Vac:"); 
      putd(vsi_get_vac(0)); 
      puts_COM0(" Iac:"); 
      putdbl((double)vsi_get_iac(0)/10.0,2); 
      puts_COM0(" Q:"); 
      putd(vsi_get_q()); 
    break; 
    case 4: 
//      if (disp_pi_data == 1) 
//      { 
//        disp_pi_data = 0; 
//        display_state = 10; 
//      } 
//      else if (disp_pi_data == 2) 
//      { 
//        disp_pi_data = 0; 
//        display_state = 20; 
//      } 
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//      else 
//        display_state = 0xF000; 
      if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV)) 
      { 
        puts_COM0(" St:"); 
        putu(vsi_get_step()); 
      } 
 
    break; 
//    case 5: 
//      puts_COM0(" Q:"); 
//      putd(vsi_get_q()); 
//    break; 
    case 5: 
      if (vsi_get_mode() == VSI_CI) 
        { 
          puts_COM0(" Id_st:"); 
          putdbl((double)PARA_READ(P_IDSTEP_SET)/10.0,2); 
        }    
    break; 
    case 11: 
// A phase current control loop details 
      puts_COM0("\nIac "); 
      putd(iac_a.targ_adc); 
      puts_COM0("ref "); 
      putd(iac_a.err); 
      puts_COM0("err "); 
      putl(iac_a.err_int_sum); 
      puts_COM0("int "); 
      putd(iac_a.Kp); 
      puts_COM0("KP "); 
      putd(iac_a.Ki); 
      puts_COM0("KI "); 
      putd(t_a_cnt); 
      puts_COM0("vac\n"); 
    break; 
// Vhi DC bus voltage control loop details 
    case 21: 
      puts_COM0("\nVhi "); 
      putd(vhi.targ_adc); 
      puts_COM0("ref "); 
      putd(vhi.err); 
      puts_COM0("err "); 
      putl(vhi.err_int); 
      puts_COM0("int "); 
      putl(vhi.err_int_sum); 
      puts_COM0("isum "); 
      putd(vhi.Kp); 
      puts_COM0("KP "); 
      putd(vhi.Ki); 
      puts_COM0("KI "); 
      putd(id_targ_adc); 
      puts_COM0("iac\n"); 
    break; 
    // Print Help Screen 
    case HELP_START: 
      puts_COM0("\n\ne/E - enable active rectifier switching\n"); 
    break; 
    case HELP_START+1: 
      puts_COM0("d/D - disable active rectifier switching\n"); 
    break; 
    case HELP_START+2: 
      puts_COM0("F - clear faults\n"); 
    break; 
    case HELP_START+3: 
    break; 
    case HELP_START+4: 
    break; 
    case HELP_START+5: 
      puts_COM0("\nMode Selection:\n"); 
    break; 
    case HELP_START+6: 
      puts_COM0("V - set rectifier mode to constant voltage mode\n"); 
    break; 
    case HELP_START+7: 
      puts_COM0("C - set vsi mode to constant current mode\n"); 
    break; 
    case HELP_START+8: 
      puts_COM0("X - set vsi mode to open loop mode\n"); 
    break; 
    case HELP_START+9: 
    break; 
    case HELP_START+10: 
    break; 
    case HELP_START+11: 
      puts_COM0("\nIn constant voltage mode:\n"); 
    break; 
    case HELP_START+12: 
      puts_COM0("i/m - Increment/Decrement  vhi\n"); 
    break; 
    case HELP_START+13: 
      puts_COM0("I/M - Fast Increment/Decrement  vhi\n"); 
    break; 
    case HELP_START+14: 
    break; 
    case HELP_START+15: 
    break; 
    case HELP_START+16: 
      puts_COM0("\nIn constant current mode:\n"); 
    break; 
    case HELP_START+17: 
      puts_COM0("i/m - Increment/Decrement id\n"); 
    break; 
    case HELP_START+18: 
      puts_COM0("I/M - Fast Increment/Decrement id\n"); 
    break; 
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    case HELP_START+19: 
      puts_COM0("u/n - increment/decrement  Q_OUT - iq\n"); 
    break; 
    case HELP_START+20: 
      puts_COM0("U/N - fast increment/decrement  Q_OUT - iq\n"); 
    break; 
    case HELP_START+21: 
    break; 
    case HELP_START+22: 
      puts_COM0("\nIn Open Loop Mode:\n"); 
    break; 
    case HELP_START+23: 
      puts_COM0("i/m - increment/decrement modulation depth\n"); 
    break; 
    case HELP_START+24: 
      puts_COM0("I/M - fast increment/decrement modulation depth\n"); 
    break; 
    case HELP_START+25: 
      puts_COM0("u/n - increment/decrement  Q_OUT - iq\n"); 
    break; 
    case HELP_START+26: 
      puts_COM0("U/N - fast increment/decrement  Q_OUT - iq\n"); 
    break; 
    case HELP_START+27: 
    break; 
    case HELP_START+28: 
      puts_COM0("\nt - main contactor Open\n"); 
    break; 
    case HELP_START+29: 
      puts_COM0("T - Main contactor Close\n"); 
    break; 
    case HELP_START+30: 
    break; 
    case HELP_START+31: 
      puts_COM0("\n6/7 - inc/dec Vdc out Kp\n"); 
    break; 
    case HELP_START+32: 
      puts_COM0("^/& - fast inc/dec Vdc out Kp\n"); 
    break; 
    case HELP_START+33: 
      puts_COM0("8/9 - inc/dec Vdc out Ki\n"); 
    break; 
    case HELP_START+34: 
      puts_COM0("*/( - fast inc/dec Vdc out Ki\n"); 
    break; 
    case HELP_START+35: 
      puts_COM0("0 - display Vdc out PI loop parameters\n"); 
    break; 
    case HELP_START+36: 
    break; 
    case HELP_START+37: 
      puts_COM0("\ng - start grab\n"); 
    break; 
    case HELP_START+38: 
      puts_COM0("G - Grab Clear\n\n"); 
    break; 
    case HELP_START+39: 
      puts_COM0("a/A - dec/inc para hack ref\n"); 
    break; 
    case HELP_START+40: 
      puts_COM0("z/Z - dec/inc para hack val\n"); 
    break; 
    case HELP_START+41: 
    break; 
    case HELP_START+42: 
      puts_COM0("h/H - corrupt/rewrite parameter ph_ref\n"); 
    break; 
    case HELP_START+43: 
      puts_COM0("? - Print Help Screen\n"); 
    break; 
    default: 
      display_state = 0xF000; 
  } 
} /* end com_display */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\brief Process characters from COM0. 
 
Available Keyboard Commands are: 
 
- e/E - enable active rectifier switching 
- d/D - disable active rectifier switching 
- F - clear faults 
  
- X - set vsi mode to open loop mode 
- V - set rectifier mode to constant voltage mode 
- C - set vsi mode to constant current mode 
  
- t - main contactor Open 
- T - Main contactor Close 
  
In open loop mode 
- i/m - increment/decrement modulation depth 
- I/M - fast increment/decrement modulation depth 
  
In Constant Current Mode 
- i/m - Increment/Decrement id 
- I/M - Fast Increment/Decrement id 
  
In Constant Voltage Mode 
- i/m - Increment/Decrement  vhi 
- I/M - Fast Increment/Decrement  vhi 
  
- u/n - increment/decrement  Q_OUT - iq 
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- U/N - fast increment/decrement  Q_OUT - iq 
  
- 6/7 - inc/dec Vdc out Kp 
- ^/& - fast inc/dec Vdc out Kp 
- 8/9 - inc/dec Vdc out Ki 
- * /( - fast inc/dec Vdc out Ki 
- 0 - display Vdc out PI loop parameters 
 
Grab Code  
- g - start grab 
- G - stop Grab Interrupt Data 
  
  
Parameter Changing via keyboard 
- a/A - dec/inc para hack ref 
- z/Z - dec/inc para hack val 
- h - corrupt parameter ph_ref 
- H - rewrite parameter ph_ref with ph_val 
 




\li 22/06/05 AM - initial creation 




  char 
    c; 
  if (kbhit_COM0()) 
  { 
    c = getc_COM0(); 
    switch (c) 
    { 
 
      case 'E': 
      case 'e': 
        //mc_enable(); 
        vsi_set_vhi(PARA_READ(P_VHV_SET)); 
        vsi_set_id(PARA_READ(P_ID_SET)); 
        vsi_set_iq(iq_mag); 
        vsi_enable(); 
        puts_COM0("e"); 
      break; 
      case 'D': 
      case 'd': 
        vsi_disable(); 
        puts_COM0("d"); 
      break; 
      case 'F': 
        main_fault_reset(); 
      break; 
      case 'X': 
        vsi_set_mode(VSI_OL); 
        puts_COM0("\nOpen Loop VSI\n"); 
      break; 
      case 'C': 
        vsi_set_mode(VSI_CI); 
        puts_COM0("\nCurrent Regulated VSI\n"); 
      break; 
      case 'V': 
        vsi_set_mode(VSI_CV); 
        puts_COM0("\nVoltage Regulated ACREC\n"); 
      break; 
      case 'i': //small increase 
        if (op_mode_vsi == VSI_OL) 
        { 
          if (mod_serial<=2.0) 
          { 
            mod_serial+=0.01; 
          } 
          else 
          { 
            mod_serial=2.0; 
          } 
          vsi_set_mod(mod_serial); 
        } 
        if (op_mode_vsi == VSI_CI) 
        { 
          para_write_int(P_ID_SET,PARA_READ(P_ID_SET) + 1); 
          vsi_set_id(PARA_READ(P_ID_SET)); 
        } 
        if (op_mode_vsi == VSI_CV) 
        { 
          para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) + 1); 
          vsi_set_vhi(PARA_READ(P_VHV_SET)); 
        } 
      break; 
      case 'I': //large increase 
        if (op_mode_vsi == VSI_OL) 
        { 
          if (mod_serial<=2.0) 
          { 
            mod_serial+=0.05; 
          } 
          else 
          { 
            mod_serial=2.0; 
          } 
          vsi_set_mod(mod_serial); 
 
        } 
        if (op_mode_vsi == VSI_CI) 
        { 
          para_write_int(P_ID_SET,PARA_READ(P_ID_SET) + 10); 
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          vsi_set_id(PARA_READ(P_ID_SET)); 
        } 
        if (op_mode_vsi == VSI_CV) 
        { 
          para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) + 10); 
          vsi_set_vhi(PARA_READ(P_VHV_SET)); 
        } 
      break; 
      case 'm': //small decrease 
        if (op_mode_vsi == VSI_OL) 
        { 
          if (mod_serial>=0.0) 
          { 
            mod_serial-=0.01; 
          } 
          else 
          { 
            mod_serial=0.0; 
          } 
          vsi_set_mod(mod_serial); 
        } 
 
        if (op_mode_vsi == VSI_CI) 
        { 
          para_write_int(P_ID_SET,PARA_READ(P_ID_SET) - 1); 
          vsi_set_id(PARA_READ(P_ID_SET)); 
        } 
 
        if (op_mode_vsi == VSI_CV) 
        { 
          para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) - 1); 
          vsi_set_vhi(PARA_READ(P_VHV_SET)); 
        } 
      break; 
      case 'M': //large decrease 
        if (op_mode_vsi == VSI_OL) 
        { 
          if (mod_serial>=0.0) 
          { 
            mod_serial-=0.05; 
          } 
          else 
          { 
            mod_serial=0.0; 
          } 
          vsi_set_mod(mod_serial); 
        } 
        if (op_mode_vsi == VSI_CI) 
        { 
          para_write_int(P_ID_SET,PARA_READ(P_ID_SET) - 10); 
          vsi_set_id(PARA_READ(P_ID_SET)); 
        } 
        if (op_mode_vsi == VSI_CV) 
        { 
          para_write_int(P_VHV_SET,PARA_READ(P_VHV_SET) - 10); 
          vsi_set_vhi(PARA_READ(P_VHV_SET)); 
        } 
      break; 
      //reactive power 
      case 'u': //small iq increase 
      { 
        double qout,v,iq; 
        para_write_int(P_QOUT_SET,PARA_READ(P_QOUT_SET)+100); 
        qout = (double)PARA_READ(P_QOUT_SET); 
        v = vsi_get_vac(0); 
        if (v < 100.0) v = 100.0; 
        iq = qout/v/1.732; 
        vsi_set_iq(iq); 
      } 
      break; 
      case 'U': //large iq increase 
      { 
        double qout,v,iq; 
        para_write_int(P_QOUT_SET,PARA_READ(P_QOUT_SET)+1000); 
        qout = (double)PARA_READ(P_QOUT_SET); 
        v = vsi_get_vac(0); 
        if (v < 100.0) v = 100.0; 
        iq = qout/v/1.732; 
        vsi_set_iq(iq); 
      } 
      break; 
      case 'n': //small iq decrease 
      { 
        double qout,v,iq; 
        para_write_int(P_QOUT_SET,PARA_READ(P_QOUT_SET)-100); 
        qout = (double)PARA_READ(P_QOUT_SET); 
        v = vsi_get_vac(0); 
        if (v < 100.0) v = 100.0; 
        iq = qout/v/1.732; 
        vsi_set_iq(iq); 
      } 
      break; 
      case 'N': //large iq decrease 
      { 
        double qout,v,iq; 
        para_write_int(P_QOUT_SET,PARA_READ(P_QOUT_SET)-1000); 
        qout = (double)PARA_READ(P_QOUT_SET); 
         
        v = vsi_get_vac(0); 
        if (v < 100.0) v = 100.0; 
        iq = qout/v/1.732; 
        vsi_set_iq(iq); 
      } 
      break; 
      //real current step 
     case 'p': //small id step increase 
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     if (vsi_get_mode() == VSI_CI) 
     { 
     para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) + 1); 
     vsi_set_idstep(PARA_READ(P_IDSTEP_SET)); 
     } 
     break; 
     case 'P': //large id step increase 
     if (vsi_get_mode() == VSI_CI) 
     { 
     para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) + 10); 
     vsi_set_idstep(PARA_READ(P_IDSTEP_SET)); 
     } 
     break; 
     case '.': //small id step decrease 
     if (vsi_get_mode() == VSI_CI) 
     { 
     para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) - 1); 
     vsi_set_idstep(PARA_READ(P_IDSTEP_SET)); 
     } 
     break; 
     case '>': //large id step decrease 
     if (vsi_get_mode() == VSI_CI) 
     { 
     para_write_int(P_IDSTEP_SET,PARA_READ(P_IDSTEP_SET) - 10); 
     vsi_set_idstep(PARA_READ(P_IDSTEP_SET)); 
     } 
     break; 
     // Enable/Disable stepping 
     case '+': 
     if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV)) 
     vsi_set_step(1); 
     break; 
     case '=': 
     if ((vsi_get_mode() == VSI_CI)||(vsi_get_mode() == VSI_CV)) 
     vsi_set_step(0); 
     break; 
     
      case 't': 
          MAIN_CONTACTOR_OFF(); 
      break; 
      case 'T': 
          MAIN_CONTACTOR_ON(); 
      break; 
      // Vhi control loop tuning 
      case '6': 
        if (vhi.Kp < 30000) 
          vhi.Kp += 1; 
        disp_pi_data = 2; 
      break; 
      case '^': 
        if (vhi.Kp < 29900) 
          vhi.Kp += 100; 
        disp_pi_data = 2; 
      break; 
      case '7': 
        if (vhi.Kp > 0) 
          vhi.Kp -= 1; 
        disp_pi_data = 2; 
      break; 
      case '&': 
        if (vhi.Kp > 100) 
          vhi.Kp -= 100; 
        disp_pi_data = 2; 
      break; 
      case '8': 
        if (vhi.Ki < 30000) 
          vhi.Ki += 1; 
        disp_pi_data = 2; 
      break; 
      case '*': 
        if (vhi.Ki < 29900) 
          vhi.Ki += 100; 
        disp_pi_data = 2; 
      break; 
      case '9': 
        if (vhi.Ki > 0) 
          vhi.Ki -= 1; 
        disp_pi_data = 2; 
      break; 
      case '(': 
        if (vhi.Ki > 100) 
          vhi.Ki -= 100; 
        disp_pi_data = 2; 
      break; 
      case '0': 
        disp_pi_data = 2; 
      break; 
 
      // Grab Code Start 
      case 'g': // grab interrupt data 
        GrabRun(); 
      break; 
      case 'G': // stop grab interrupt data 
        GrabStop(); 
        GrabClear(); 
      break; 
       
      // Parameter Hacking 
      case 'a': // dec para hack ref 
        if (ph_ref > 0) 
          ph_ref--; 
        puts_COM0("\nPH ref = "); 
        putu(ph_ref); 
        puts_COM0("\n"); 
      break; 
      case 'A': // inc para hack ref 
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        if (ph_ref < P_MAX - 1) 
          ph_ref++; 
        puts_COM0("\nPH ref = "); 
        putu(ph_ref); 
        puts_COM0("\n"); 
      break; 
      case 'z': // dec para hack val 
        ph_val--; 
        puts_COM0("\nPH val = "); 
        putd(ph_val); 
        puts_COM0("\n"); 
      break; 
      case 'Z': // inc para hack val 
        ph_val++; 
        puts_COM0("\nPH val = "); 
        putd(ph_val); 
        puts_COM0("\n"); 
      break; 
      case 'h': // corrupt parameter ph_ref 
        para_hack(1,ph_ref,ph_val); 
        puts_COM0("\nPH ref = "); 
        putd(ph_ref); 
        puts_COM0(" corrupted\n"); 
      break; 
      case 'H': // rewrite parameter ph_val 
        para_hack(0,ph_ref,ph_val); 
        puts_COM0("\nPH ref = "); 
        putd(ph_ref); 
        puts_COM0(" rewritten\n"); 
      break; 
       
      // Display Help 
      case '?': // print help information 
        com_display(2); 
      break; 
 
    } 
  } 








This interrupt occurs every millisecond. It sets flags at different intervals 





\li 22/06/05 AM - initial creation (derived from k:startup.c) 
\li 11/01/07 AM - added delay_counter 
\li 07/03/07 AM - added timing structure 
\li 09/03/07 AM - added watchdog timers 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_cpu_timer0, "ramfuncs"); 
#endif 
interrupt void isr_cpu_timer0(void) 
{ 
  static Uint16 
    i_count = 0, 
    ii; 
 
  for (ii=0; ii<WD_TIMER_MAX; ii++) 
  { 
    if (wd_timer[ii] > 0) 
      wd_timer[ii]--; 
  } 
  i_count++; 
  if (i_count >= 100) 
  { 
    i_count = 0; 
    time.flag.sec0_1 = 1; 
  } 
  time.flag.msec = 1; 
  time.count_msec++; 
  if (time.count_msec >= 1000) 
  { 
    time.count_msec = 0; 
    time.flag.sec = 1; 
  } 
 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 








  int i,j; 
  grab_index = 0; 
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  grab_mode = GRAB_STOPPED; 
  /* clear the grab array */ 
  for (i=0; i<GRAB_LENGTH; i++) 
    for (j=0; j<GRAB_WIDTH; j++) 
      grab_array[i][j] = 0; 
    /* end for i */ 
  /* end for j */ 
  grab_mode = GRAB_IDLE; 
} /* end GrabInit */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/*  
\brief Display the grabbed data for file storage 
Display the grabbed data for file storage 
 
grab_mode == GRAB_STOPPED prints the header, else prints a line of grabbed data 
 








  int j; 
  static int skip = 0; 
 
  if (grab_mode == GRAB_STOPPED) 
  { 
    puts_COM0("\n\ni\t"); 
    for (j=0; j<GRAB_WIDTH; j++) 
    { 
      putd(j); 
      puts_COM0("\t"); 
    } 
    puts_COM0("\n"); 
    grab_mode = GRAB_SHOW; 
    grab_index = 0; 
  } 
  else if (grab_mode == GRAB_SHOW) 
  { 
    if (skip == 0) 
    { 
      skip = 1; 
 
      putd(grab_index); 
      puts_COM0("\t"); 
 
      for (j=0; j<GRAB_WIDTH; j++) 
      { 
        #ifdef GRAB_SHORT 
        putd(grab_array[grab_index][j]); 
        #endif 
        #ifdef GRAB_LONG 
        putl(grab_array[grab_index][j]); 
        #endif 
        #ifdef GRAB_DOUBLE 
        putdbl(grab_array[grab_index][j],2); 
        #endif 
        puts_COM0("\t"); 
      } 
      puts_COM0("\n"); 
      grab_index++; 
      if (grab_index >= GRAB_LENGTH) 
      { 
        grab_mode = GRAB_IDLE; 
        puts_COM0("\n"); 
      } 
    } 
    else 
    { 
      skip = 0; 
    } 
  } 











/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function writes data to the flash to corrupt or alter parameters. It is 




\li 09/01/09 AM - initial creation 
 
\param[in] type Sets the type of write: 0 for a new value, 1 for a corrupt value 
\param[in] ref The internal reference for the parameter to write to 
\param[in] val The new value to write 
*/ 
void para_hack(Uint16 type, Uint16 ref, int16 val) 
{ 
  Uint16 
    data[6]; 
 
  data[0] = (unsigned char)(val&0x00FF); 
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  data[2] = data[0]; 
  data[4] = data[0]; 
  data[1] = (unsigned char)(val>>8); 
  data[3] = data[1]; 
  data[5] = data[1]; 
 
  if (type != 0) 
  { 
    data[2] = (~data[2])&0x00FF; 
    data[4] = data[0] + 1; 
  } 
  sf_write_buffer(256, data, 6); 
 
  sf_write_page(ref); 
} /* end para_hack */ 
 
// end main.c 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\file vsi.h 
\brief ny5kW (inverter configuration stage) using the CPT-E13 
 
\par Developed By: 
  Creative Power Technologies, (C) Copyright 2011 
\author A. McIver 
\par History: 
\li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.h 
\li 25/07/07 AM - added fault definitions 
\li 04/10/07 AM - updated documentation 
\li 11/04/08 PM - Ported to 30kW battery charger 
\li 16/04/09 PM - Release as V1.05 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 17/03/11 PM - Started Port to NY 5kW Active Rectifier 







/** @name Active Rectifier operating states */ 
//@{ 
#define ST_VSI_UV     0 ///< AC under voltage wait 
#define ST_VSI_CHARGE   1 ///< Vhi DC bus is charging 
#define ST_VSI_STOP     2 ///< rectifier is waiting for start signal 
#define ST_VSI_RAMP     3 ///< rectifier is ramping up to target output 
#define ST_VSI_RUN      4 ///< rectifier is operating normally 
#define ST_VSI_FAULT    5 ///< rectifier is in a fault condition 
#define ST_VSI_ERROR    6 ///< rectifier is in an unknown condition 
#define ST_VSI_INIT     7 ///< rectifier is in initialization state 
#define ST_VSI_CAL      8 ///< rectifier is in calibration state 
#define ST_VSI_CAL_IAC    9 ///< rectifier is in calibrate Iac state 
#define ST_VSI_SEQ      10  ///< rectifier is in check phase sequence state 
#define ST_VSI_CNTCR    11  ///< rectifier is in contactor close state 
#define ST_VSI_START    12  ///< rectifier is in VSI start State 




/** @name Active Rectifier Operating Modes */ 
//@{ 
#define VSI_CV        0 ///< constant voltage mode 
#define VSI_OL        1 ///< open loop mode 








/// VSI state machine 
void vsi_state_machine(void); 
 
/// Enable vsi switching (assuming no faults). 
void vsi_enable(void); 
 
/// Disable active rectifier switching. 
void vsi_disable(void); 
 
/// Set the operating mode for the vsi 
void vsi_set_mode(Uint16 mode); 
 
/// Returns the operating mode for the active rectifer 
Uint16 vsi_get_mode(void); 
 
/// Check for faults. Returns 0 for stopped, 1 for running, -1 for faulted. 
int16 vsi_get_status(void); 
 
/// Checks the slow speed faults 
Uint32 vsi_check_fault(void); 
 




/// Set the target d & q axis AC current for open loop operation 
void vsi_set_id(Uint16 id); 
void vsi_set_iq(double iq); 
 211 
void vsi_set_idstep(int16 idst); 
 
/// Set the target Vhi DC bus voltage 
void vsi_set_vhi(Uint16 v); 
 
/// Set the target modulation depth 
void vsi_set_mod(double mod); 
 
/// Set the step change flag for testing 
void vsi_set_step(Uint16 stepp); 
 
/// Returns the target AC current 
double vsi_get_iac_ref(void); 
 
/** @name Measurement retrieval functions */ 
//@{ 
Uint16 vsi_get_vhi(void);       ///< returns Vdc in Volts 
Uint16 vsi_get_vhi_mid(void);   ///< returns bus mid point in Volts 
Uint16 vsi_get_vac(Uint16 phase);   ///< returns Vrms in Volts 
Uint16 vsi_get_iac(Uint16 phase);   ///< returns Arms in tenths of an Amp 
int16 vsi_get_p(void);  ///< returns output real power in W 
int16 vsi_get_q(void);  ///< returns output reactive power in VAr 
Uint16 vsi_get_va(void);  ///< returns output VA in VA 










/// ADC channel type 
/** This structure hold variables relating to a single ADC channel. These 




  int16 
    raw,      ///< raw ADC result from last sampling 
    filt;       ///< decaying average fast filter of raw data 
  int32 
    rms_sum,    ///< interrupt level sum of data 
    rms_sum_bak,  ///< background copy of sum for averaging 
    dc_sum,     ///< interrupt level sum 
    dc_sum_bak;   ///< background copy of sum for processing 
  double 






  int16 
    raw_hi,       ///< raw ADC result from last hi sampling 
    raw_lo,       ///< raw ADC result from last lo sampling 
    filt;       ///< decaying average fast filter of raw data 
  int32 
    rms_sum,    ///< interrupt level sum of data 
    rms_sum_bak,  ///< background copy of sum for averaging 
    dc_sum,     ///< interrupt level sum 
    dc_sum_bak;   ///< background copy of sum for processing 
  double 







/// ADC storage type 
/** This structure holds all the analog channels and some related variables 
for the averaging and other processing of the analog inputs. There are also 
virtual channels for quantities directly calculated from the analog inputs. 
 
There are two separate RMS calculations. The output AC currents are calculated 
every fundamental cycle based on the VSI phase variable. The input AC voltages 
are calculated every 0.2 seconds (~10 fundamental cycles). This is because the 
input AC is not synchronous with the VSI. The maximum error over 10 cycles is 
+/-2.5%. The DC bus voltage and output DC voltage and current and power are 
also calculated at this rate. */ 
typedef struct 
{ 
  Uint16 
    count_cal,    ///< counter for low speed calibration summation 
    count_rms,    ///< counter for full fund. period for RMS calculations 
    count_rms_bak,  ///< background copy of RMS counter 
    count_rms_in, ///< counter for input RMS calculations 
    flag_cal,     ///< flag set to trigger background calibration averaging 
    flag_rms,     ///< flag set to trigger background RMS averaging 
    flag_rms_in;  ///< flag set to trigger background RMS averaging 
  int16 
    iac_a_dc,   ///< Iac A phase dc offset in ADC counts 
    iac_b_dc,   ///< Iac B phase dc offset in ADC counts 
    i_dg_dc;    ///< Iac B phase dc offset in ADC counts 
  type_adc_ch_hl 
    vhi,      ///< DC intermediate (input) voltage 
    vhi_mid,    ///< DC intermediate (input) midpoint voltage 
    vac_ac,     ///< meas line to line AC input voltage 
    vac_bc;     ///< meas line to line AC input voltage 
  type_adc_ch 
    vac_ab,     ///< calc line to line AC input voltage 
    iac_a,      ///< A phase AC input current 
    iac_b,      ///< B phase AC input current 
    i_dg,       ///< output AC input current 
 212 
    p_total,    ///< total real power calculation 
    q_total,    ///< total reactive power calculation 
    yHA,      ///< bank A high reference 
    yLA,      ///< bank A low reference 
    yHB,      ///< bank B high reference 
    yLB;      ///< bank B low reference 
  double 




/// Control loop type 
/** This structure holds variables relating to a PI control loop. */ 
typedef struct 
{ 
  int16 
    ref_adc,    ///< reference quantity set by background in ADC counts 
    targ_adc,   ///< target set by ramp or other control in ADC counts 
    err,      ///< error in ADC counts 
    Kp,       ///< proportional gain 
    Ki;       ///< integral gain 
  Uint16 
    overflow,   ///< flag set if output overflows 
    underflow;    ///< flag set if output underflows 
  int32 
    err_prop,   ///< proportional error term 
    err_int,    ///< integral error term 
    err_int2,///< integral error term 
    err_int3,///< integral error term 
    err_int4,///< integral error term 
    err_diff_sum,///< integral error term 
    err_diff_sum1,///< integral error term 
    err_diff_sum2,///< integral error term 
    err_diff_sum3,///< integral error term 
    err_int_sum,  ///< summation of integral error term 
    err_int_sum1,///< summation of integral error term 
    err_int_sum2,///< summation of integral error term 
    err_int_sum3,///< summation of integral error term 
    err_int_sum4,///< summation of integral error term 
    err_int_sum5,///< summation of integral error term 
    err_int_sum6,///< summation of integral error term 
    err_int_sum7,///< summation of integral error term 
    beta_est, 






  int16 
    ref_adc,    ///< reference quantity set by background in ADC counts 
    targ_adc,   ///< target set by ramp or other control in ADC counts 
    err,      ///< error in ADC counts 
    Kp,       ///< proportional gain 
    Ki;       ///< integral gain 
  Uint16 
    overflow,   ///< flag set if output overflows 
    underflow;    ///< flag set if output underflows 
  int32 
    err_prop,   ///< proportional error term 
    err_int,    ///< integral error term 
    err_int2,///< integral error term 
    err_int3,///< integral error term 
    err_int4,///< integral error term 
    err_diff_sum,///< integral error term 
    err_diff_sum1,///< integral error term 
    err_diff_sum2,///< integral error term 
    err_diff_sum3,///< integral error term 
    err_int_sum,  ///< summation of integral error term 
    err_int_sum1,///< summation of integral error term 
    err_int_sum2,///< summation of integral error term 
    err_int_sum3,///< summation of integral error term 
    err_int_sum4,///< summation of integral error term 
    err_int_sum5,///< summation of integral error term 
    err_int_sum6,///< summation of integral error term 
    err_int_sum7,///< summation of integral error term 
    beta_est, 






  int32 
    Ed,   ///< 
    Eq;   ///< 
 
  int32 
    err_k,    ///< proportional error term 
    alpha_int,    ///< integral error term 
    beta_int, 
    omega, 
    int_sum_pll, 
    prop_pll, 
    alpha_int2, 
    beta_int2, 
    alpha_pos, 
    beta_pos, 
    alpha_neg, 
    beta_neg, 
    w_fund,/// 
    lpf, 
    lpf2, 









  vhi; 
 
extern type_pr_control 
  iac_a, iac_b; 
extern Uint16 
  ZX_seen, 
  in_sync, 
  ZX_in_sync, 
  ZX_state, 
  ZX_count, 
  ZX_cycles, 
  ZX_sum; 
 
extern Uint32 
  phase_step; 
 
extern int16 
  ZX_time; 
 
extern int32 
  zx_offset, 
  ZX_time_phase, 
  ZX_phase_scale, 
  ZX_phase_err, 
  ZX_err_sum; 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\file 
\brief NY 5kVA INV (Grid Connected Inverter) using the CPT-E13 
 
The 3 Phase Inverter can run in current mode, following an AC current 
reference, or voltage mode, running an outer DC bus (Vhi) voltage control loop 
that produces a demanded AC current. The AC current regulator is a P+resonant 
controller. 
 
The unit is capable of bi-directional current flow from a demanded id or iq 
reference. The DC bus is designed to interface to a DC Module, such as the 
Bi-directional battery charger, PV or FC Modules. These modules are responsible 
for maintaining the DC bus voltage when a current is requested for the inverter 
module. 
 
The default communications interface is via R485 Modbus. 
 
<IMG SRC="..\NY_vsi.gif" borders="0" ALT=""> 
 
\par Developed By: 
  Creative Power Technologies, (C) Copyright 2012-2014 
\author G. Holmes 
\author A. McIver 
\par History: 
\li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.c 
\li 04/10/07 AM - updated documentation 
\li 14/11/07 PM - Modified ac trip current to 130A - this included changing 
          circuit board resistors R29,R39,R40 to 3k9 
\li 09/04/08 PM - Ported to 30kW Battery Charger 
\li 16/04/09 PM - Release as V1.05 
\li 01/05/09 PM - Changed deadtime to 2.56us 
\li 01/05/09 PM - Changed deadtime to 1.92us 
\li 04/05/09 PM - Changed deadtime to 1.49us 
\li 25/05/09 PM - Changed deadtime back to 2.56us after failure in testing 
\li 10/11/09 AM - Added DIP switch 1 disable check to earth fault detection 
\li 11/11/09 AM - Added Iac O/C event restart rather than inst. trip 
\li 22/12/09 AM - Removed Iac O/C event restart 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 25/08/10 PM - changed include file for lib_e01 to new structure 
\li 17/03/11 PM - Started Port to NY 5kW Active Rectifier 
\li 15/05/12 PM - Lint clean to remove unreferenced bits 
\li 05/12/12 PM - Modified to match changes made by DGH in Singapore to 
        - BUS_SHORT_DELAY and BUS_SHORT_V 
        - Mac modified the code to reflect the BUS_SHORT changes 4/12/12 
\li 15/01/14 PM - Added sign inversion for iac measurements for the version 2 
          LEM board. Handled with a compiler constant definition. 
\li 15/01/14 PM - Added compile time definitions for NY05 board (IAC reversal) 
\li 10/02/14 PM - Added comments for state diagram structures 
\li 27/02/14 PM - Added initialization values for the P+R controller to remove 
spikes 
\li 04/03/14 PM - Further investigation was required on the PR initialization. 
        - The implementation used in this code requires w_ts terms to be 
removed/added to the initialization. 
\li 26/06/14 PM - isr_pwm:Modified the .raw lines from the AdcRegs to be  
        explicitly cast to int16   
\li 31/10/14 PM - Modified to include both PDPINTA and PDPINTB trips 
\li 31/10/14 PM - redefined SOFT_CHARGE_TIME in .h file due to power limit in  
      soft charge resistors. now 5000 msec 
\li 31/10/14 PM - Added #ifdef for the DC BUS CHARGE voltage - must meet a  
      considerably higher value for the release software. This is again 
      based around the power limit for the soft charge resistors. Having a  
      5kW equivalent load on the DC bus is enough to cause the resistors 
      to smoke within 10 seconds. This is unlikely to ever be the case in 





  // compiler standard include files 
  #include <math.h> 
 
  // processor standard include files 
  #include <DSP281x_Device.h> 
  #include <bios0.h> 
 
  // common project include files 
 
  // local include files 
  #include "main.h" 
  #include "vsi.h" 
  #include "conio.h" 
  #include "para.h" 
  #include "para_v.h" 
  // board standard include files 
  #include <lib_da2810.h> 







/** @name Constants */ 
//@{ 
#define __SQRT2       1.414213562     ///< Sqrt(2), &radic;2 
#define __SQRT3       1.732050808     ///< Sqrt(3), &radic;3 
#define __PI          3.141592653     ///< PI, &pi; 
#define INV_SQRT3     0.577350269//37837 // 1.1565536/sqrt(3) 
#define INV2_SQRT3    1.154700538 
//@} 
 
/** @name Frequency Definitions */ 
//@{ 
/// make sure that PERIOD is even so PERIOD_2 is an integer 
#define PERIOD_2      ((Uint16)(HSPCLK/SW_FREQ_VSI/4.0)) 
#define PERIOD        (2*PERIOD_2) 
/// System switching frequency 
#define FSW_VSI       (HSPCLK/PERIOD/2) 
/// Interrupt frequency 
#define FINT_VSI      (2.0*FSW_VSI) 
#define VSI_FINT       FINT_VSI 
#define VSI_FINT_INT  ((Uint16)VSI_FINT) 
#define VSI_FINT_INT2 ((Uint16)(VSI_FINT-256)) 
 
 
#define PHASE_CNT_MAX   (int16)(0.98*(double)PERIOD) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name ADC averaging time */ 
//@{ 
#define ADC_CAL_TIME    0.5 ///< seconds 
#define ADC_COUNT_CAL   (Uint16)(ADC_CAL_TIME * FINT_VSI) 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// input RMS scaling 
#define ADC_RMS_PS      1 
#define ADC_DC_IN_PS    4 
 
#define DC_IN_TIME      0.2 ///< seconds 
#define COUNT_DC_IN   (Uint16)(DC_IN_TIME * FINT_VSI) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Calibration modes */ 
//@{ 
#define CAL_INIT      0 
#define CAL_AVG       1 
#define CAL_DONE      2 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Sine Table Definitions between PSIM and Code */ 
//@{ 
//#ifdef PSIM_VERSION 
////===   SIMULATION VERSION VARIABLE DEFINITIONS 
////signed int psim_sine_table[1282]; 
//#define SINE_TABLE    psim_sine_table 
//#define COSINE_TABLE  psim_cosine_table 
//#else 
//===   HARDWARE VERSION VARIABLE DEFINITIONS 
#define SINE_TABLE    (signed int *)0x003ff000 ///< ptr to sine table in boot ROM 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Fault Thresholds */ 
//@{ 
/// instantaneous input AC overcurrent trip point 
#define TRIP_IAC_OC     15.0  ///< Amps 
#define VSI_TRIP_IAC_OC   (int16)(TRIP_IAC_OC/ADC_IPH_SC) ///< counts 
 
/// input AC voltage trip limits 
#if BUILD_TEST 
#define TRIP_VAC_MIN    20.0 ///< Volts 
#else 
#define TRIP_VAC_MIN    338.0 ///< Volts 
#endif 
#define TRIP_VAC_MAX    482.0 ///< Volts 
 
/// input AC hysteresis 
#define TRIP_VAC_HYST   5 ///< Volts 
 
 215 
/// Input voltage loss of phase 
#define AC_DIFF_LIM     0.7 
#define AC_DIFF_MIN     50.0 ///< Vl-l 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// Minimum Starting Voltage 
#define VDC_START     (TRIP_VAC_MIN*1.35 - 20)  ///< Volts 
#define VSI_VDC_START   (int16)(VDC_START/ADC_VDC_SC) ///< counts 
 
/// Minimum Contactor Closing Voltage 
#define VAC_MIN_CLOSE   TRIP_VAC_MIN  ///< Volts 
 
#ifdef BUILD_TEST 
/// Expected minimum bus volts BUS_SHORT_DELAY msec after starting to soft charge 
  #define BUS_SHORT_V   50.0 ///< Volts 
#else 
  #define BUS_SHORT_V   350.0 ///< Volts 
#endif 
/// Voltage difference before main contactor closing initiated. 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Start up Delays */ 
//@{ 
/// Delay in stop state before starting 
#define START_DELAY     1000 ///< msec 
/// Delay in cal state before starting 
#define CAL_DELAY     3000 ///< msec 
/// Time for DC bus to soft charge 
#define SOFT_CHARGE_TIME  5000 ///< msec 
/// Time remaining on soft charge watchdog timer to do check on DC bus short 
#define BUS_SHORT_DELAY   (SOFT_CHARGE_TIME - 1000) ///< msec 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name VSI Definitions */ 
//@{ 
#define MAX_TIME      (signed int)(PERIOD_2-6) 
 
/// The phase is scaled so that one fundamental is 2^32 counts. 
// cast to 64 bit for greater accuracy in subsequent calculations 
#define FUNDAMENTAL_COUNTS  (double)(4294967296.0) 
 
#define PHASE_STEP_SC   (FUNDAMENTAL_COUNTS/SW_FREQ_VSI/2.0) 
#define PHASE_STEP      (Uint32)(PHASE_STEP_SC*F_FREQ) 
 
/// phase angle between A and B phase for positive sequence 
#define PHASE_120_POS   (Uint32)(FUNDAMENTAL_COUNTS/3.0 + 0.5) 
/// phase angle between A and B phase for negative sequence 
#define PHASE_120_NEG   (Uint32)(FUNDAMENTAL_COUNTS/3.0*2.0 + 0.5) 
//30 degree offset for line-line measurement 
#define PHASE_30      (Uint32)(FUNDAMENTAL_COUNTS/12.0 + 0.5) 
//90 degree offset for reactive power 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Input AC Current Ramp Step Size Definitions */ 
//@{ 
/// AC current ramp step size (in Arms) must be >= 0.1 
#define STEP_IAC      0.1 
#define STEP_IAC_ADC    ((int16)(STEP_IAC / ADC_IPH_SC)) 
//@} 
 
/** @name Control Loop Constants Resonant Controller */ 
//@{ 
/// supply freq in rad/s 
#define F_OMEGA       (2.0*__PI*F_FREQ) 
 
//#define VHI_NOM     defined in main.h 
#define L_IN          (5e-3) ///< H//10e-3 
#define L_2           (4.2e-3) ///< H//10e-3 
#define C_F           (4.7e-6) 
 
#define PH_MARGIN_DEG   60.0  ///< degrees 
#define PH_MARGIN     (PH_MARGIN_DEG*__PI/180.0) ///< radians 




#define W_CRIT        ((__PI/2-PH_MARGIN)/TRANS_DELAY) ///< rad/s 
 
 
#define FIX_Q           9 
#define FIX_Q_SCALE         512.0   ///< (1<<FIX_Q) 
#define SMALL_Q           13 
#define SMALL_Q_SCALE       (8192.0)  ///< (1<<SMALL_Q) 
 
///omega fundamental scale constant 
#define W_TS_CONST   
(2.0*__PI*2.0*__PI*VSI_FINT/FUNDAMENTAL_COUNTS/FUNDAMENTAL_COUNTS) 
#define W_NOM_CONST  (FUNDAMENTAL_COUNTS/2.0*__PI) 
 
 
#define W_SQR        ((double)PHASE_STEP*(double)PHASE_STEP*W_TS_CONST) 
#define W_FUND        ((double)PHASE_STEP/W_NOM_CONST) 
#define W_FUND_PLL    ((double)1.0/6.0) 




#define W_SQR_5th     ((double)PHASE_STEP*(double)PHASE_STEP*25.0*W_TS_CONST) 
#define W_SQR_7th     ((double)PHASE_STEP*(double)PHASE_STEP*49.0*W_TS_CONST) 
#define W_SQR_11th    ((double)PHASE_STEP*(double)PHASE_STEP*121.0*W_TS_CONST) 
 
/// Proportional gain 
 
#define KP_IAC            (W_CRIT*(L_IN+L_2)/(VHI_NOM)) 
 
 
/// Integral time 
#define TINT_IAC          (10.0/W_CRIT) 
 
#define P_SHIFT_IAC     10 
#define DEF_KP_IAC      ((int16)(KP_IAC*ADC_IAC_SC*PERIOD_2*(1L<<P_SHIFT_IAC))) 
 
 
#define DEF_VHI         ((int16)(VHI_NOM*(1L<<P_SHIFT_IAC))) 
 
/// Scaled integral gain 
 
#define I_SHIFT_IAC      18 
#define DEF_KI_IAC       ((int16)(1.0/FINT_VSI/TINT_IAC*(1L<<I_SHIFT_IAC))) 
 
/// Scaled Resonant gain 
#define I_SHIFT_RES         4 
#define W_SHIFT_RES         5 
#define W_SHIFT_RES_11th    2 
#define W_SHIFT_FUND        14 
 
#define DEF_KI_RES      ((int16)((1.0/(TINT_IAC))*(1L<<I_SHIFT_RES))) 
#define DEF_RES_5th     ((int16)(((0.0/(TINT_IAC*1.0)))*(1L<<I_SHIFT_RES))) 
#define DEF_RES_7th     ((int16)(((0.0/(TINT_IAC*1.0)))*(1L<<I_SHIFT_RES))) 
#define DEF_RES_11th    ((int16)(((0.0/(TINT_IAC*1.0)))*(1L<<I_SHIFT_RES))) 
 
 
#define DEF_W_SQR       ((int16)(W_SQR*(1L<<W_SHIFT_RES))) 
#define DEF_W_FUND      ((int16)(W_FUND*(1L<<W_SHIFT_FUND))) 
#define DEF_W_NOM_CONST ((int16)(W_FUND_PLL*(1L<<W_SHIFT_FUND))) 
 
#define DEF_W_SQR_5th   ((int16)(W_SQR_5th*(1L<<W_SHIFT_RES))) 
#define DEF_W_SQR_7th   ((int16)(W_SQR_7th*(1L<<W_SHIFT_RES))) 
#define DEF_W_SQR_11th  ((int16)(W_SQR_11th*(1L<<W_SHIFT_RES))) 
#define DEF_W_RES       ((int16)(5)) 
 
#define VAC_MAX_VOLTS     (VHI_NOM/1.732) 
#define VAC_MAX         ((int16)(VAC_MAX_VOLTS/ADC_VAC_SC)) 
 
#ifdef BUILD_TEST 
  #define V_NOM_PK        ((int16)(337/ADC_VAC_SC)) 
//  #define V_NOM_PK        ((int16)(320/ADC_VAC_SC)) 
#else 
  #define V_NOM_PK        ((int16)(337/ADC_VAC_SC)) 




#define COMP_SHIFT      5 
#define VDC_COMP_SC     (int32)(PERIOD*ADC_VAC_SC/ADC_VDC_SC \ 
                        *(1L<<COMP_SHIFT)) 
 
 
//#define VDC_COMP_SC     (int32)(PERIOD/ADC_VDC_SC*(1L<<COMP_SHIFT)) 
 
#define MIN_VDC_COMP      60.0 // V 
#define MIN_ADC_VDC_COMP  ((int16)(MIN_VDC_COMP/ADC_VDC_SC)) 
 
#define VHI_NOM_COUNT     ((VHI_NOM)/ADC_VDC_SC) 
#define VHI_NOM_COUNT_FIX ((int32)(VHI_NOM_COUNT*FIX_Q_SCALE)) 
 
/// Initialisation scaling constant for resonant variables 
/// Scaling Factor for the int2a_init value 
/// Original Expression - gives shift error so shifts combined: 
/// RES_VAR_SC    (-
__SQRT2/__SQRT3*2*(double)(1L<<FIX_Q)*ADC_VDC_SC*FINT_VSI/VHI_NOM \ 
/// *(2*__PI*PHASE_STEP*(double)(1L>>32)) 
#define RES_VAR_SC      (-__SQRT2/__SQRT3*2*ADC_VDC_SC*FINT_VSI/VHI_NOM \ 
                          *2*__PI*PHASE_STEP*(double)(1L>>(32-FIX_Q))) 
 
 
/// Scaling Factor for the int1b_init value 
/// Note that the w_ts factor included in the RES_VAR_SC has to be removed from 
this calculation 
/// Original Expression - gives shift error so shifts combined: 
/// RES_IBINT1_SC 
(__SQRT3/2/FINT_VSI/FIX_Q_SCALE/(2*__PI*(double)(1L>>32)*PHASE_STEP) 









/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Vhi DC bus Voltage Control Definitions */ 
//@{ 
/// DC bus voltage ramp step size (in V) 
#define STEP_VHI        0.1 
#define STEP_VHI_ADC    ((int16)(STEP_VHI / ADC_VDC_SC + 1)) 
 
/// Maximum demanded AC current 
#define IAC_MAX_AMPS    (1.3*IAC_NOM) 
#define IAC_MAX         ((int16)(__SQRT2*IAC_MAX_AMPS / ADC_IPH_SC)) 
 
/// Proportional gain 
 217 
#define KP_VHI          (0.03) 
/// Integral time 
#define TINT_VHI        (0.05) 
 
#define P_SHIFT_VHI     10 
#define DEF_KP_VHI      ((int16)(KP_VHI*(ADC_VDC_SC/ADC_IPH_SC) \ 
                        *(1L<<P_SHIFT_VHI))) 
 
#define I_SHIFT_VHI     18 
#define DEF_KI_VHI      ((int16)(1.0/FINT_VSI/TINT_VHI*(1L<<I_SHIFT_VHI))) 
 
/// Vhi over shoot limit where current clamp activates 
#define VHI_OS_LIM_SET    ((int16)(20.0 / ADC_VDC_SC + 1)) 
/// Vhi over shoot limit where current clamp de-activates 






#define KC_SHIFT  18 
#define KD_SHIFT  13 
#define KC        (4.7e-6*INV2_SQRT3*KP_IAC*VHI_NOM/2) 
#define DEF_KC    ((int16)(KC*(1L<<KC_SHIFT))) 
/* ========================================================================= 
__CURRENT STEP CHANGE() 
============================================================================ */ 





/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
///LIMIT 
#define MIN_VAL 50 
 
///Scaled Nominal Frequency 
#define SHIFT_W 5 
#define DEF_W_NOM       ((int16)(F_OMEGA*(1L<<SHIFT_W))) 
#define DEF_W_NOM_SQR   ((int32)(F_OMEGA*F_OMEGA)) 
 
 
//PLL Proportional gain 
#define PLL_GAIN     (350)//translates to 500 normalised 
#define KP_PLL      (PLL_GAIN*2.0*__PI) 
//PLL Integral gain 
#define TR_PLL      (25/(KP_PLL)) 
#define KI_PLL      (1/TR_PLL) 
#define KPLL_COMP    
(FUNDAMENTAL_COUNTS*(L_IN+L_2)/(__SQRT2*INV2_SQRT3*VHI_NOM/2)) 
#define COMP_DELAY   (FUNDAMENTAL_COUNTS*TRANS_DELAY) 
 
///Scaled PLL Proportional gain 
#define P_SHIFT_PLL    10 
#define DEF_KP_PLL    ((int16)(KP_PLL/PERIOD_2*(1L<<P_SHIFT_PLL))) 
#define DEF_KPLL_PSIM (Uint32)(FUNDAMENTAL_COUNTS-(FUNDAMENTAL_COUNTS/KPLL_COMP) + 
0.5) 
#define DEF_KPLL_F    (Uint32)(KPLL_COMP+0.5) 
#define DEF_COMP_DELAY (Uint32)(COMP_DELAY+0.5) 
 
///Scaled PLL Integral gain 
#define I_SHIFT_PLL 9 
#define DEF_KI_PLL  ((int16)(KI_PLL/VSI_FINT*(1L<<I_SHIFT_PLL))) 
#define DEF_I_PLL   ((Uint32)(1.0/2.0/__PI*PHASE_STEP_SC))//Convert to Frequency 
Hz and counts 
#define DEF_W_PLL   ((int32)(1.0/SW_FREQ_VSI/2.0/__PI*PHASE_STEP_SC))//Convert to 
Frequency Hz and counts 
#define DEF_WSQR_PLL ((int32)(W_SQR_PLL*(1L<<KC_SHIFT))) 
#define DEF_W_NOM_PLL ((int32)(2*__PI*50)) 
 
#define SHIFT_CLARKE    10 




#define W_C         ((2.0*__PI*5)) 
#define DEF_W_C     ((int16)(W_C*(1L<<SHIFT_W))) 
 
#define W_C2        ((2.0*__PI*50)) 
#define DEF_W_C2      ((int16)(W_C2*(1L<<SHIFT_W))) 
 
#define MIN_W       ((int16)(2.0*__PI*30)) 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Zero crossing states */ 
//@{ 
#define ZX_LOST     0 ///< No idea of anything 
#define ZX_EST      1 ///< Initial fundamental frequency estimation 
#define ZX_SYNC     2 ///< nudges the phase to stay synchronised 
#define ZX_FREQ     3 ///< nudges the freq (phase_step) for persistent err 
#define ZX_LOCK     4 ///< tests to see if system is locked into sync 
#define ZX_MISC     5 ///< load levelling calculation state 
//@} 
 
/** @name Zero crossing constants 
* Sync lost if no ZX in ~3.5 cycles */ 
//@{ 
#define ZX_MAX_COUNT  ((Uint16)(3.5*FINT_VSI/F_FREQ)) // 1050 
 
#ifdef PSIM_VERSION 
  #define ZX_CYCLE_AVG  2  ///< Number of cycles for frequency estimate 
  #define ZX_SYNC_LIMIT 2  ///< Number of cycles in sync 
#else 
  #define ZX_CYCLE_AVG  64   ///< Number of cycles for frequency estimate 




#define ZX_BIG_ERR    (400*65536)  ///< ~2.2 degrees 
#define ZX_PHASE_ERR  (3600*65536) ///< ~20 degrees - maximum sync phase error 
#define ZX_FREQ_ERR   (100*65536)  ///< Persistent phase error for freq change 
#define ZX_FREQ_ERR_BIG (200*65536)  ///< Persistent phase error for freq change 
#define ZX_OFFSET_POS (5737*65536) ///< trim phase for +ve phase seq 
#define ZX_OFFSET_NEG (-5220*65536) ///< trim phase for -ve phase seq 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
/** @name Phase Sequence States */ 
//@{ 
 
/// delay between phase sequence tests 
#define SEQ_DELAY     100 ///< ms 
 
#define SEQ_INIT      0   ///< State Initialize 
#define SEQ_WAIT_NEG    1   ///< State Wait Sequence Check 
#define SEQ_WAIT_ZX     2   ///< State Zero-Crossing 
#define SEQ_WAIT      3   ///< State Wait 
#define SEQ_DONE      4   ///< State Done 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
/** @name Thresholds/Limits for Counters */ 
//@{ 
/// Heat sink over temperature debounce threshold 
#define OT_COUNT_LIM    100 
/// Emergency stop debounce threshold 
#define ES_COUNT_LIM    10 
/// Contactor fail count limit 





/** @name VSI Switching Macros */ 
//@{ 
/// VSI Stop 
#define VSI_FAST_STOP()   { EvaRegs.ACTRA.all = 0x0000; \ 
                EvbRegs.ACTRB.all = 0x0000; \ 
                is_vsi_switching = 0; } 
/// VSI Enable 
#define VSI_ENABLE()    { EvaRegs.ACTRA.all = 0x0006; \ 




/** @name Extract part of a 32 bit number */ 
//@{ 
/// extracts the low 16 bits from a 32 bit number for grabbing 
#define LOW16(_val_)    ((int16)(_val_&0x0000FFFF)) 
 
/// extracts the high 16 bits from a 32 bit number for grabbing 
#define HIGH16(_val_)   ((int16)(_val_>>16)) 
//@} 
 
/** @name macros for setting and clearing test points */ 
//@{ 
#define SET_GPIOF6()  { GpioDataRegs.GPFSET.bit.GPIOF6 = 1;   } 
#define CLEAR_GPIOF6()  { GpioDataRegs.GPFCLEAR.bit.GPIOF6 = 1; } 
 
#define SET_GPIOB4()  { GpioDataRegs.GPBSET.bit.GPIOB4 = 1;   } 







/** @name State Machine Level Variables */ 
//@{ 
Uint16 
  flag_step = 0, ///< flag set to allow step changes in the reference 
  test_flag = 0, 
  zero_flag = 0, 
  is_i_lim = 0, ///< flag set to indicate that the current limit has been hit 
  step_count = 0,  
  step_current = 0, 
  is_vsi_switching = 0, ///< flag set if VSI switching is active 
  op_mode_vsi = VSI_CV; ///< operating mode of the VSI 
//@} 
 
/** @name PWM interrupt variables */ 
//@{ 
 
/// Boot ROM sine table starts at 0x003ff000 and has 641 entries of 32 bit sine 
/// values making up one and a quarter periods (plus one entry). For 16 bit 
/// values, use just the high word of the 32 bit entry. Peak value is 0x40000000 
#ifndef PSIM_VERSION 
int16 
//  *sin_table = (signed int *)0x003ff000; ///< ptr to sine table in boot ROM 
  *sin_table = SINE_TABLE, 
  *cos_table = COSINE_TABLE; 
#endif   
 
Uint16 
  index = 0,index_a = 0, index_b = 0, ///< index into sine look-up table (phase >> 
7) 
  index_a_q = 0, index_b_q = 0, ///< index for reactive power references 
  vsi_en_outputs = 0, ///< trigger to turn on vsi outputs 
  V_Asat = 0, ///< Phase A saturation entry flag for asymmetrical PWM 
  V_Bsat = 0, ///< Phase B saturation entry flag for asymmetrical PWM 
  V_Csat = 0, ///< Phase C saturation entry flag for asymmetrical PWM 
  sw_sat = 0; ///< overall saturation flag for anti integral wind up 
Uint32 
 219 
  phase_step = PHASE_STEP,///< Change in phase angle in half a switching cycle 
  phase_step_zx = PHASE_STEP, 
  phase_a = 0,  ///< running phase angle  (2^32 == 360degrees) 
  phase_a_comp = 0, 
  phase_b = 0,  ///< running phase angle  (2^32 == 360degrees) 
  phase_c = 0, 
  theta_pll=0,          ///<PLL phase angle 
  phase_a_zx = 0, ///< running phase angle  (2^32 == 360degrees) 
  phase_120 = PHASE_120_POS; ///< angle between A and B phases 
 
int16 
  adc_vdc_comp,     ///< clamped measured dc voltage for DC bus comp 
  vdc_comp,       ///< DC bus comp term 
  t_a, t_b, t_c,      ///< switching times 
  sin_val,cos_val,  ////Sine wave gen 
  t_off,          ///< 3rd harmonic offset 
  t_a_cnt,        ///< switching time A phase from P+R loop 
  t_b_cnt,        ///< switching time B phase from P+R loop 
  t_a_temp,       ///< Temporary variable 
  iac_lim_adc = IAC_MAX,  ///< upper demanded current limit in iac peak ADC 
  id_step_ref_adc = 0, 
  id_ref_adc = 0,     ///< background real reference in iac ADC counts 
  iq_ref_adc = 0,     ///< background reactive reference in iac ADC counts 
  id_targ_adc = 0,    ///< demanded real current in iac peak ADC 
  iq_targ_adc = 0;    ///< demanded reactive current in iac peak ADC 
//@} 
 
/** @name Control Loop Variables */ 
//@{ 
 
//fixed point P+R 
int32 
  ia_err, 
  ib_err, 
  ia_errki, 
  ib_errki, 
  Ia_prop, 
  Ib_prop, 
  Ia_int2 = 0, 
  Ib_int2 = 0, 
  Ia_ctrl, 
  Ib_ctrl, 
  DCBUS_comp, 
  norm_lpf; 
double 
  Ia_int1 = 0, 
  Ib_int1 = 0; 
 
/// The following variables are required for initializing the resonant controller 
/// with correct values. See ele30kW_BC2 bc.c code for details. 
double 
  int1a_init, ///< initial value for resonant loop variable 
  int1b_init, ///< initial value for resonant loop variable 
  int2a_init, ///< initial value for resonant loop variable 2 
  int2b_init; ///< initial value for resonant loop variable 2 
 
/// Source impedance compensation variables 
double 
  vrms_stop = 0.0; 
 
int32 
  mod_vsi_period = 0; ///< for OL modulation 
//@} 
 
/** @name Control Loop Variables 




  vhi = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_VHI, // Kp 
    DEF_KI_VHI, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L    //cap_est 
   
  }; ///< Vhi DC bus control loop 
   
 
type_pr_control 
  iac_a = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_IAC, // Kp 
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    DEF_KI_IAC, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_prop 
    0L, // err_int 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L  //cap_est 
 
  }; ///< Iac Phase A current control loop 
 
type_pr_control 
  iac_b = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_IAC, // Kp 
    DEF_KI_IAC, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_prop 
    0L, // err_int 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L  //cap_est 
   
  }; ///< Iac Phase B current control loop 
 
type_pr_control 
  i_dg = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_IAC, // Kp 
    DEF_KI_IAC, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_prop 
    0L, // err_int 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L    //cap_est 
 
  }; ///< I_dg output current 
 
type_pll 
 pll = 
{ 
    0L,//Ed,    ///< reference quantity set by background in ADC counts 
    0L,//Eq,    ///< target set by ramp or other control in ADC counts 
 
    0L,//err_k    ///< proportional error term 
    0L,//alpha_int    ///< integral error term 
    0L,//beta_int 
    314L,//omega 
    0L,//int_sum_pll 
    0L,//prop_pll 
    0L,//alpha_int2 
    0L,//beta_int2 
    0L,//alpha_pos 
    0L,//beta_pos 
    0L,//alpha_neg 
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    0L,//beta_neg 
    0L,//w_qr 
    314L,//LPF 
    0L,//LPF2 




/** @name ADC variables 




  adc = 
  { 
    0, // count_cal 
    0, // count_rms 
    0, // count_rms_bak 
    0, // count_rms_in 
    0, // flag_cal, 
    0, // flag_rms 
    0, // flag_rms_in 
    0, // iac_a_dc 
    0, // iac_b_dc 
    0, // i_dg_dc 
    {  0, // raw 
       0, // filt 
       0L, // rms_sum 
       0L, // rms_sum_bak 
       0L, // dc_sum 
       0L, // dc_sum_bak 
       0.0 // real 
      }, // vhi 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ac 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_bc 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ab 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac_a 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac_b 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // i_dg 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // p_total 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // q_total 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHA 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLA 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHB 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLB 
    0.0, // p_va 
  }; 
 
// ADC calibration variables 
int16 
  cal_gainA = 1<<14,    ///< calibration gain factor for A channel 
  cal_gainB = 1<<14,    ///< calibration gain factor for B channel 
  cal_offsetA = 0,    ///< calibration offset for A channel 
  cal_offsetB = 0,    ///< calibration offset for B channel 
 
  /// The calibration base is calculated at power up to compensate for DC 
  /// offsets in the Idc input paths. 
  cal_base_idc = 0; ///< calibration base for Idc 
 
double 
  cal_gain_A,   ///< ADC Channel A Inputs Gain 
  cal_gain_B,     ///< ADC Channel B Inputs Gain 
  cal_offset_a,   ///< ADC Channel A Inputs Offset 
  cal_offset_b;   ///< ADC Channel B Inputs Offset 
 
Uint16 
  cal_mode = 0,   ///< calibration mode 




/** @name Zero Crossing Synchronization Variables */ 
//@{ 
Uint16 
  ZX_seen = 0,    ///< flag set when a zx event is detected 
  in_sync = 0,    ///< Flag to indicate that sync is achieved 
  ZX_in_sync = 0,   ///< > ZX_SYNC_LIMIT means that sync has been achieved 
  ZX_state = ZX_LOST, ///< State of the zero crossing synch process 
  ZX_count = 0,   ///< Number of switching cycles between ZX interrupts 
  ZX_count_grab,    ///< for grab code only 
  ZX_cycles = 0,    ///< Count of number of ZXs during averaging 
  ZX_sum = 0;     ///< Running sum for average 
 
int16 
  ZX_time = 0;    ///< Time of captured ZX in timer units 
 
int32 
  ZX_time_phase = 0L,   ///< Time of captured ZX in phase units 
  zx_offset = ZX_OFFSET_POS, ///< variable offset for tuning (30 deg offset for 
line-line measurement 
  ZX_phase_scale = 0L,  ///< Scale factor between timer and phase units 
  ZX_phase_err = 0L,    ///< Difference in phase units (2^16 == 360deg) 
  ZX_err_sum = 0L;    ///< Integral for frequency control 
//@} 
 
/** @name Phase Sequence State Variables */ 
//@{ 
Uint16 
  seq_state = SEQ_INIT, ///< phase sequence state variable 
  seq_count = 0,    ///< count of passes through the phase detection loop 












/// ADC and PWM interrupt 
interrupt void isr_pwm(void); 
 
/// PDPINT interrupt 
interrupt void isr_pdpint(void); 
 
/// XINT1 Iac over current interrupt 
interrupt void isr_over_current(void); 
 
/// XINT2 Vdc over voltage interrupt 
interrupt void isr_over_voltage(void); 
 
/// Checks for slow thresholds on inputs and outputs 
void check_voltage_limits(void); 
 
/// Sets up and starts the PWM outputs (VSI) 
void pwm_init(void); 
 
/// Sets up the ADC for sampling triggered by PWM timer 
void adc_init(void); 
 
/// Calibrates the adc for gain and offset using the reference inputs. 
void adc_calibrate(void); 
 
/// Scales the RMS ADC quantities for use in background. 
void adc_scale_rms(void); 
 










/** @name Grid Connected Inverter State Machine Definitions */ 
//@{ 
 
void st_vsi_init(void);       ///< The state initialisation function 
void st_vsi_cal(void);        ///< Idc calibration state 
void st_vsi_vin_uv(void);     ///< Input undervoltage lockout 
void st_vsi_cal_iac(void);      ///< Iac calibration state 
void st_vsi_seq(void);        ///< Phase sequence detection state 
void st_vsi_charging(void);     ///< Charging the input bus 
void st_vsi_close_contactor(void);  ///< Closing the main contactor 
void st_vsi_stop(void);       ///< Waiting for start trigger 
void st_vsi_start(void);      ///< Starts VSI switching before ramping 
void st_vsi_ramp_ol(void);      ///< Ramps up the AC current 
void st_vsi_ramp_cl(void);      ///< Ramps up the Vhi voltage or ref current 
void st_vsi_run(void);        ///< Maintaining target output voltage 
void st_vsi_fault(void);      ///< Wait for faults to clear 
 
/// State Variable - Contains Function Pointer and flag to indicate if it is 
/// the first call to the function 
State_Type 
  vsi_state = 
  { 
    &st_vsi_init,   // state function ptr 
    1         // first state flag 








/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called from the main background loop once every millisecond. 
It calls the individual VSI states and performs other millisecond event actions 
including: 
\li Over temperature fault detection 
\li Earth Leakage fault detection 
\li RMS calculations every 20ms 
\li Overload fault detection 
\li Input RMS and Slow DC averages every 0.2 seconds 
\li Input and Output voltage limit checking 
\li ADC calibration calculations every 0.5 seconds 
 
There was an external shutdown on DIGIN2 opening. This was removed since 
no-one seemed to need it. It should not be implemented at this level anyway. 




\li 01/05/06 DGH - derived from ele2.5kva/code/latest/cfpp.c 
\li 06/07/07 AM - added over temperature fault detection 
\li 26/07/07 AM - added earth leakage fault detection 
\li 11/04/08 PM - modified to reflect bc_ variables 
\li 23/12/08 AM - added low speed trip detection 
\li 28/05/09 AM - removed external shutdown on DIGIN2 




  static Uint16 
    ot_count = 0, 
    es_count = 0, 
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    cf_count = 0; 
  Uint16 
    cf_flag = 0; 
 
#ifndef PSIM_VERSION 
  DO_STATE(vsi_state); 
#endif 
 
  if (adc.flag_rms != 0) 
  { 
    adc.flag_rms = 0; 
    adc_scale_rms(); 
  } 
  else if (adc.flag_rms_in != 0) 
  { 
    adc.flag_rms_in = 0; 
    adc_scale_slow(); 
    if (cal_complete) 
    { 
      check_voltage_limits(); 
    } 
  } 
  else if (adc.flag_cal != 0) 
  { 
    adc.flag_cal = 0; 
    adc_calibrate(); 
  } 
  // check for emergency stop button press 
  if (IS_EMERG_STOP()) 
  { 
    if (es_count < ES_COUNT_LIM) 
    { 
      es_count++; 
      if (es_count >= ES_COUNT_LIM) 
      { 
        VSI_FAST_STOP(); 
        main_fault_set(FAULT_EMERG); 
        es_count = 0; 
      } 
    } 
  } 
  else if (es_count > 0) 
  { 
    es_count--; 
  } 
  // check for over temperature fault 
  if (IS_HEATSINK_OT()) 
  { 
    if (ot_count < OT_COUNT_LIM) 
    { 
      ot_count++; 
      if (ot_count >= OT_COUNT_LIM) 
      { 
        VSI_FAST_STOP(); 
        main_fault_set(FAULT_OT); 
      } 
    } 
  } 
  else if (ot_count > 0) 
  { 
    ot_count--; 
  } 
  // check for contactor aux input mismatch 
  if (IS_MAIN_CONTACTOR_ON()) 
  { 
    if ( !(IS_CONTACTOR_AUX()) ) 
    { 
      cf_flag = 1; 
    } 
  } 
  else // !(IS_MAIN_CONTACTOR_ON()) 
  { 
    if (IS_CONTACTOR_AUX()) 
    { 
      cf_flag = 1; 
    } 
  } 
  if (cf_flag != 0) 
  { 
    if (cf_count < CF_COUNT_LIM) 
    { 
      cf_count++; 
      if (cf_count >= CF_COUNT_LIM) 
      { 
        VSI_FAST_STOP(); 
        main_fault_set(FAULT_CONT); 
      } 
    } 
  } 
  else if (cf_count > 0) 
  { 
    cf_count--; 
  } 
} /* end vsi_state_machine */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function can be used to switch the VSI from the stopped state to a 
running state. It is useful in a manually controlled system, but in the 









  if (main_fault_get_reported() == 0) 
 
    is_vsi_switching = 1; 
 
} /* end vsi_enable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function can be used to switch the VSI from the running state to a stop 
state. It is useful in a manually controlled system, but in the standalone 








  is_vsi_switching = 0; 
} /* end vsi_disable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the operating mode for the grid connected inverter. 
 




\li 15/02/10 AM - derived from bc_set_mode_pssw 
 
\param[in] mode The desired operating mode 
*/ 
void vsi_set_mode(Uint16 mode) 
{ 
  Uint16 
    status; 
 
  if (is_vsi_switching == 0) 
  { 
    op_mode_vsi = mode; 
    status = PARA_READ(P_STATUS); 
 
    if (op_mode_vsi == VSI_CV)    // Constant Voltage Mode 
    { 
      status |= ST_VSI_CV; 
      status &= ~(ST_VSI_OL|ST_VSI_CI); 
    } 
    else if (op_mode_vsi == VSI_CI) // Constant Current Mode 
    { 
      status |= ST_VSI_CI; 
      status &= ~(ST_VSI_CV|ST_VSI_OL); 
    } 
    else if (op_mode_vsi == VSI_OL) // Open Loop Mode 
    { 
      status |= VSI_OL; 
      status &= ~(ST_VSI_CV|ST_VSI_CI); 
    } 
 
    para_write_int(P_STATUS,status); 
  } 
} /* end vsi_set_mode */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




  return op_mode_vsi; 
} /* end vsi_get_mode */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 21/07/10 AM - initial creation 
*/ 
void vsi_set_step(Uint16 stepp) 
{ 
  flag_step = stepp; 
} /* end vsi_set_step */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\param[in] mode The desired operating mode 
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 */ 
 Uint16 vsi_get_step(void) 
 { 
 return flag_step; 
 } /* end vsi_get_mode */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target real AC RMS current for open loop operation. Converts the 




\li 10/02/10 AM - initial creation 
\li 11/01/11 DS - changed to peak AC current 
        - changed to d-axis (real) current 
 
\param[in] id Target AC current in 0.1Arms 
*/ 
void vsi_set_id(Uint16 id) 
{ 
  if (op_mode_vsi == VSI_CI) 
  { 
    id_ref_adc = (int16)(((double)id*__SQRT2/10.0)/ADC_IPH_SC); 
  } 
} /* end vsi_set_id */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target reactive AC RMS current for reactive power control. Converts the 




\li 11/01/11 DS - initial creation 
 
\param[in] iq Target AC current in Arms 
*/ 
void vsi_set_iq(double iq) 
{ 
  iq_ref_adc = (int16)(iq*__SQRT2/ADC_IPH_SC); 
} /* end vsi_set_iq */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target current step change in RMS. 
 
\author A. Nazib 
\par History: 
\li     03/04/2019 
 
\param[in] istep Target AC current in 0.1Arms 
*/ 
void vsi_set_idstep(int16 idst) 
{ 
 if (op_mode_vsi == VSI_CI) 
 { 





/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This function sets the target Vhi DC bus voltage for the grid connected inverter 




\li 15/02/10 AM - initial creation 
 
\param[in] v The target Vhi DC bus voltage 
*/ 
void vsi_set_vhi(Uint16 v) 
{ 
  vhi.ref_adc = (int16)((double)v / ADC_VDC_SC); 
} /* end vsi_set_vhi */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
\li 09/12/11 DS  - modified from phase shift to mod depth 
 
\param[in] mod Target modulation depth for open loop operation 
*/ 
void vsi_set_mod(double mod) 
{ 
  if (op_mode_vsi == VSI_OL) 
  { 
    if (fabs(mod) < 2.0) 
    { 
      mod_vsi_period = (int16)(mod * (double)PERIOD_2); 
    } 
    else 
    { 
      mod_vsi_period = (int16)(2.0 * (double)PERIOD_2); 
    } 
  } 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\retval 1 vsi system running 
\retval 0 system stopped 




  if (main_fault_get_reported() != 0) 
  { 
    return -1; 
  } 
  else 
  { 
    return is_vsi_switching; 
  } 
} /* end vsi_get_status */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




  return (Uint16)(adc.vhi.real + 0.5); 
} /* end vsi_get_vhi */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 17/01/12 AM - derived from vsi_get_vhi 
 




  return (Uint16)(adc.vhi_mid.real + 0.5); 
} /* end vsi_get_vhi_mid */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Retrieves filtered and scaled Vac measurements. 
 
This function returns the AC voltage in RMS volts. The input parameter selects 





\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\returns AC output voltage in RMS Volts 
 
\param[in] phase selects voltage to report, 0 = AVG(VAC,VBC), 1 = VAC, 2 = VBC 
*/ 
Uint16 vsi_get_vac(Uint16 phase) 
{ 
  if (phase == 0) 
  { 
    return (Uint16)( (adc.vac_ac.real + adc.vac_bc.real)/2.0 + 0.5 ); 
  } 
  else if (phase == 1) 
  { 
    return (Uint16)( adc.vac_ac.real + 0.5 ); 
  } 
  else 
  { 
    return (Uint16)( adc.vac_bc.real + 0.5 ); 
  } 
} /* end vsi_get_vac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function returns the AC current in tenths of an RMS Amp. The input 
parameter selects which current is returned. It can be one of Ia, Ib, Ic, or 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\returns AC intermediate current in tenths of an RMS Amp 
 
\param[in] phase selects current to report, 0 = AVG(Ia,Ib), 1 = Ia, 2 = Ib 
*/ 
Uint16 vsi_get_iac(Uint16 phase) 
 227 
{ 
  if (phase == 0) 
  { 
    return (Uint16)( 10.0/2.0*(adc.iac_a.real + adc.iac_b.real) + 0.5 ); 
  } 
  else if (phase == 1) 
  { 
    return (Uint16)( 10.0*adc.iac_a.real + 0.5); 
  } 
  else //if (phase == 2) 
  { 
    return (Uint16)( 10.0*adc.iac_b.real + 0.5); 
  } 
} /* end vsi_get_iac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function returns the Iac reference either directly for the open loop 





\li 15/04/08 AM - initial creation 
 




  return ((double)id_targ_adc/__SQRT2*ADC_IPH_SC); 
} /* end vsi_get_iac_ref */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




  return (int16)( adc.p_total.real + 0.5); 
} /* end vsi_get_p */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




  return (Uint16)( adc.p_va + 0.5); 
} /* end vsi_get_va */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




  return (int16)( adc.q_total.real + 0.5); 
} /* end vsi_get_q */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
\brief Returns output power factor 
 
Calculates the power factor of the output and scales it to hundredths. So a 
power factor of 0.8 is returned as 80. This function makes no attempt to 




\li 03/07/07 AM - initial creation 
 




  if (adc.p_va > adc.p_total.real) 
  { 
    if (adc.p_va != 0) 
      return (Uint16)(100.0 * adc.p_total.real / adc.p_va + 0.5); 
 228 
    else 
      return 0; 
  } 
  else 
    return 100; 
} /* end vsi_get_pf */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function tests for the presence of the software tested fault. It is in 
















\li 31/07/07 - initial creation 
\li 02/05/08 AM - added Iout trip 
 




  Uint32 
    faults = 0; 
 
  // check for hardware AC over current fault 
  if (GET_I_OV_TRIP()) 
  { 
    faults |= FAULT_HW_AC_OC; 
  } 
  // check for output over voltage fault 
 
  // check for software AC over current fault 
  if ( (adc.iac_a.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_a.filt < -VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt < -VSI_TRIP_IAC_OC) 
     ) 
  { 
    faults |= FAULT_SW_AC_OC; 
  } 
  // check for hardware DC bus over voltage fault 
  if (GET_VDC1_OV_TRIP()) 
  { 
    faults |= FAULT_HW_VHI_OV; 
  } 
  // check for input AC over voltage fault 
  if ( (adc.vac_ac.real > TRIP_VAC_MAX) 
    || (adc.vac_bc.real > TRIP_VAC_MAX) ) 
  { 
    faults |= FAULT_SW_OVIN; 
  } 
  else if (main_fault_get_reported()&FAULT_SW_OVIN) 
  { 
    if ( (adc.vac_ac.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) 
      || (adc.vac_bc.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) ) 
    { 
      faults |= FAULT_SW_OVIN; 
    } 
  } 
 
  if (op_mode_vsi == VSI_CV ) 
    { 
 
      // check for input AC under voltage fault 
      if ( (adc.vac_ac.real < TRIP_VAC_MIN) 
        || (adc.vac_bc.real < TRIP_VAC_MIN) ) 
      { 
        faults |= FAULT_SW_UVIN; 
      } 
      else if (main_fault_get_reported()&FAULT_SW_UVIN) 
      { 
        if ( (adc.vac_ac.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) 
          || (adc.vac_bc.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) ) 
        { 
          faults |= FAULT_SW_UVIN; 
        } 
      } 
    } 
    // charge fault is not checked 
 
  return faults; 
} /* end vsi_check_fault */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 





  Uint16 
    state; 
 
  if (IS_CURRENT_STATE(vsi_state,st_vsi_run)) 
    state = ST_VSI_RUN; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_init)) 
    state = ST_VSI_INIT; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal)) 
    state = ST_VSI_CAL; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_vin_uv)) 
    state = ST_VSI_UV; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal_iac)) 
    state = ST_VSI_CAL_IAC; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_seq)) 
    state = ST_VSI_SEQ; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_charging)) 
    state = ST_VSI_CHARGE; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_close_contactor)) 
    state = ST_VSI_CNTCR; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_stop)) 
    state = ST_VSI_STOP; 
  else if ((IS_CURRENT_STATE(vsi_state,st_vsi_ramp_cl)) 
      || (IS_CURRENT_STATE(vsi_state,st_vsi_ramp_ol))) 
    state = ST_VSI_RAMP; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_start)) 
    state = ST_VSI_START; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_fault)) 
    state = ST_VSI_FAULT; 
  else 
    state = ST_VSI_ERROR; 
 
  return state; 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\brief Updates VSI and stores ADC results 
 
This interrupt is triggered by the completion of the ADC conversions. It then: 
\li stores the ADC results 
\li applies the ADC calibration factors 
\li sums the calibration measurements 
\li applies a fast decaying average filter to the analog signals 
\li checks for fault conditions 
\li performs low speed averaging and rms calculations 
\li DC bus compensation 
\li updates phase angle 
\li calculates switching times 
\li centers pulses in switching period 
\li loads compares registers with switching times 





\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
\li 11/11/09 AM - added Iac O/C event restart rather than trip 
\li 22/12/09 AM = removed Iac O/C event restart 
\li 29/11/10 AM - added Idc out o/c counter for slower trip time 
\li 26/06/14 PM - Modified the .raw lines from the AdcRegs to be  




#pragma CODE_SECTION(isr_pwm, "ramfuncs"); 
#endif 
interrupt void isr_pwm(void) 
{ 
//  //timing bit 
  SET_GPIOB4(); 
//  SET_DA2810_X2_1(); 
 
#ifdef NY_VSI_REV_1 
  // store ADC results from previous cycle 
  adc.iac_a.raw = (int16)(AdcRegs.ADCRESULT0>>4); 
  // gain correction factor 
  adc.iac_a.raw = (int16)( ((int32)adc.iac_a.raw*(int32)cal_gainB) >> 14) 
        - cal_offsetB - ADC_IPH_OFFSET - adc.iac_a_dc; 
  adc.iac_b.raw = (int16)(AdcRegs.ADCRESULT2>>4); 
  adc.iac_b.raw = (int16)( ((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) 
        - cal_offsetA - ADC_IPH_OFFSET - adc.iac_b_dc; 
 
  adc.i_dg.raw = (AdcRegs.ADCRESULT4>>4); 
  adc.i_dg.raw = (int16)( ((int32)adc.i_dg.raw*(int32)cal_gainA) >> 14) 




  // store ADC results from previous cycle 
  adc.iac_a.raw = (int16)(AdcRegs.ADCRESULT0>>4); 
  // gain correction factor 
  adc.iac_a.raw = (int16)( ((int32)adc.iac_a.raw*(int32)cal_gainB) >> 14) 
        - cal_offsetB - ADC_IPH_OFFSET; 
  adc.iac_a.raw = - adc.iac_a.raw - adc.iac_a_dc; 
 
  adc.iac_b.raw = (int16)(AdcRegs.ADCRESULT2>>4); 
  adc.iac_b.raw = (int16)( ((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) 
        - cal_offsetA - ADC_IPH_OFFSET; 
 230 
  adc.iac_b.raw = - adc.iac_b.raw - adc.iac_b_dc; 
 
  adc.i_dg.raw = (AdcRegs.ADCRESULT4>>4); 
  adc.i_dg.raw = (int16)( ((int32)adc.i_dg.raw*(int32)cal_gainA) >> 14) 
        - cal_offsetA - ADC_IPH_OFFSET; 




  // ADCRESULT1 unused 
#ifdef NY_VSI_DG1 
  if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
  { 
    adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET+11; 
 
  } 
  else 
  { 
    adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET+11; 
 




  if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
  { 
    adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET-8; 
 
  } 
  else 
  { 
    adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET-8; 
 




  if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
 231 
  { 
    adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
  } 
  else 
  { 
    adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
  } 
#endif 
/*  // ADCRESULT1 unused*/ 
/*  // ADCRESULT4 unused*/ 
/*  // ADCRESULT6 unused*/ 
/*  // ADCRESULT8 unused*/ 
/*  // ADCRESULT10 unused*/ 
/*  // ADCRESULT11 unused*/ 
 
 
  // calibration from references 
  adc.yHA.dc_sum += (Uint32)(AdcRegs.ADCRESULT12>>4); 
  adc.yLA.dc_sum += (Uint32)(AdcRegs.ADCRESULT14>>4); 
  adc.yHB.dc_sum += (Uint32)(AdcRegs.ADCRESULT13>>4); 
  adc.yLB.dc_sum += (Uint32)(AdcRegs.ADCRESULT15>>4); 
  adc.count_cal++; 
  if (adc.count_cal > ADC_COUNT_CAL) 
  { 
    adc.count_cal = 0; 
    adc.yHA.dc_sum_bak = adc.yHA.dc_sum; 
    adc.yLA.dc_sum_bak = adc.yLA.dc_sum; 
    adc.yHB.dc_sum_bak = adc.yHB.dc_sum; 
    adc.yLB.dc_sum_bak = adc.yLB.dc_sum; 
    adc.yHA.dc_sum = 0; 
    adc.yLA.dc_sum = 0; 
    adc.yHB.dc_sum = 0; 
    adc.yLB.dc_sum = 0; 
    adc.flag_cal = 1; 
  } 
 
  // fast filter ADC results 
  adc.vhi.filt = (3*adc.vhi.filt + 
              ((adc.vhi.raw_hi + adc.vhi.raw_lo)>>1) + 2)>>2; 
  adc.vhi_mid.filt = (3*adc.vhi_mid.filt + 
            ((adc.vhi_mid.raw_hi + adc.vhi_mid.raw_lo)>>1) + 2)>>2; 
  adc.vac_ac.filt = (3*adc.vac_ac.filt + 
            ((adc.vac_ac.raw_hi + adc.vac_ac.raw_lo)>>1) + 2)>>2; 
  adc.vac_bc.filt = (3*adc.vac_bc.filt + 
            ((adc.vac_bc.raw_hi + adc.vac_bc.raw_lo)>>1) + 2)>>2; 
  adc.vac_ab.filt = adc.vac_ac.filt - adc.vac_bc.filt; 
  adc.iac_a.filt = adc.iac_a.raw; 
  adc.iac_b.filt = adc.iac_b.raw; 







  // check for analog faults 
  if ( (adc.iac_a.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_a.filt < -VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt < -VSI_TRIP_IAC_OC) ) 
  { 
    VSI_FAST_STOP(); // fast shutdown 
    main_fault_set_int(FAULT_SW_AC_OC); 
  } 
 
  // poll over current hardware trip since interrupt is level triggered 
  if (GET_I_OV_TRIP()) 
  { 
    VSI_FAST_STOP(); // fast shutdown 
    main_fault_set_int(FAULT_HW_AC_OC); 
 232 
  } 
  // poll over voltage hardware trip since interrupt is level triggered 
  if (GET_VDC1_OV_TRIP()) 
  { 
    VSI_FAST_STOP(); // fast shutdown 
    main_fault_set_int(FAULT_HW_VHI_OV); 





  adc.count_rms_in++; 
  adc.vhi.dc_sum += (int32)adc.vhi.filt; 
  adc.vhi_mid.dc_sum += (int32)adc.vhi_mid.filt; 
 
  if (adc.count_rms_in >= COUNT_DC_IN) 
  { 
    adc.flag_rms_in = 1; 
    adc.vhi.dc_sum_bak = adc.vhi.dc_sum; 
    adc.vhi.dc_sum = 0L; 
    adc.vhi_mid.dc_sum_bak = adc.vhi_mid.dc_sum; 
    adc.vhi_mid.dc_sum = 0L; 
 
    adc.count_rms_in = 0; 
  } 
 
  adc.count_rms++; 
  adc.iac_a.rms_sum += (int32)(((int32)adc.iac_a.filt*(int32)adc.iac_a.filt) 
                  >>ADC_RMS_PS); 
  adc.iac_a.dc_sum += (int32)adc.iac_a.filt; 
  adc.iac_b.rms_sum += (int32)(((int32)adc.iac_b.filt*(int32)adc.iac_b.filt) 
                  >>ADC_RMS_PS); 
  adc.iac_b.dc_sum += (int32)adc.iac_b.filt; 
 
  adc.i_dg.rms_sum += (int32)(((int32)adc.i_dg.filt*(int32)adc.i_dg.filt) 
                  >>ADC_RMS_PS); 
  adc.i_dg.dc_sum += (int32)adc.i_dg.filt; 
 
  adc.vac_ac.rms_sum += (int32)(((int32)adc.vac_ac.filt*(int32)adc.vac_ac.filt) 
                  >>ADC_RMS_PS); 
  adc.vac_ac.dc_sum += (int32)adc.vac_ac.filt; 
  adc.vac_bc.rms_sum += (int32)(((int32)adc.vac_bc.filt*(int32)adc.vac_bc.filt) 
                  >>ADC_RMS_PS); 
  adc.vac_bc.dc_sum += (int32)adc.vac_bc.filt; 
  adc.vac_ab.rms_sum += (int32)(((int32)adc.vac_ab.filt*(int32)adc.vac_ab.filt) 
                  >>ADC_RMS_PS); 
  adc.vac_ab.dc_sum += (int32)adc.vac_ab.filt; 
 
  adc.p_total.rms_sum += (int32)( 
        (((int32)adc.iac_a.filt*(int32)adc.vac_ac.filt)>>ADC_RMS_PS) 
      + (((int32)adc.iac_b.filt*(int32)adc.vac_bc.filt)>>ADC_RMS_PS) ); 
  adc.q_total.rms_sum += (int32)( 
      (((int32)adc.iac_a.filt*(2*((int32)adc.vac_bc.filt)-
((int32)adc.vac_ac.filt)))>>ADC_RMS_PS) 
      - (((int32)adc.iac_b.filt*(2*((int32)adc.vac_ac.filt)-
((int32)adc.vac_bc.filt)))>>ADC_RMS_PS) ); 
//Q=((vbc-0.5*vac).*ia-(vac-0.5*vbc).*ib)*2/sqrt(3) 
  // only update rms sum over full cycle 
  if (phase_a < phase_step) 
  { 
    adc.flag_rms = 1; 
    adc.iac_a.rms_sum_bak = adc.iac_a.rms_sum; 
    adc.iac_a.rms_sum = 0L; 
    adc.iac_a.dc_sum_bak = adc.iac_a.dc_sum; 
    adc.iac_a.dc_sum = 0L; 
    adc.iac_b.rms_sum_bak = adc.iac_b.rms_sum; 
    adc.iac_b.rms_sum = 0L; 
    adc.iac_b.dc_sum_bak = adc.iac_b.dc_sum; 
    adc.iac_b.dc_sum = 0L; 
 
    adc.i_dg.rms_sum_bak = adc.i_dg.rms_sum; 
    adc.i_dg.rms_sum = 0L; 
    adc.i_dg.dc_sum_bak = adc.i_dg.dc_sum; 
    adc.i_dg.dc_sum = 0L; 
 
    adc.vac_ac.rms_sum_bak = adc.vac_ac.rms_sum; 
    adc.vac_ac.rms_sum = 0L; 
    adc.vac_ac.dc_sum_bak = adc.vac_ac.dc_sum; 
    adc.vac_ac.dc_sum = 0L; 
    adc.vac_bc.rms_sum_bak = adc.vac_bc.rms_sum; 
    adc.vac_bc.rms_sum = 0L; 
    adc.vac_bc.dc_sum_bak = adc.vac_bc.dc_sum; 
    adc.vac_bc.dc_sum = 0L; 
    adc.vac_ab.rms_sum_bak = adc.vac_ab.rms_sum; 
    adc.vac_ab.rms_sum = 0L; 
    adc.vac_ab.dc_sum_bak = adc.vac_ab.dc_sum; 
    adc.vac_ab.dc_sum = 0L; 
    adc.p_total.rms_sum_bak = adc.p_total.rms_sum; 
    adc.p_total.rms_sum = 0L; 
    adc.q_total.rms_sum_bak = adc.q_total.rms_sum; 
    adc.q_total.rms_sum = 0L; 
 
    adc.count_rms_bak = adc.count_rms; 
    adc.count_rms = 0; 
  } 
  if (phase_a < phase_step) 
  { 
//    DIGIO6_SET(); // debug 
 
    // check for enable 
    if (vsi_en_outputs == 2) 
    { 
//      GrabRun(); 
      // do this multiple times to get the right compare values buffered 
      vsi_en_outputs--; 
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      Ia_int1 = int1a_init; 
      Ia_int2 = int2a_init; 
      Ib_int1 = int1b_init; 
      Ib_int2 = int2b_init; 
    } 
  } 
  else if (phase_a > 0x40000000L) 
  { 
//    DIGIO6_CLEAR(); // debug 
  } 
  else if (vsi_en_outputs == 1) 
  { 
    vsi_en_outputs = 0; 
    VSI_ENABLE(); 
    // Initialize the PR values to the calculated points 
    Ia_int1 = int1a_init; 
    Ia_int2 = int2a_init; 
    Ib_int1 = int1b_init; 
    Ib_int2 = int2b_init; 





//  SET_DA2810_X2_2(); 
  // Vhi PI current loop 
  if (op_mode_vsi == VSI_CV) 
  { 
    vhi.err = vhi.targ_adc - adc.vhi.filt; 
    vhi.err_int = (long)vhi.err * (long)vhi.Ki; 
    if (vhi.underflow) 
    { 
      if (vhi.err_int > 0) 
      { 
        vhi.err_int_sum += vhi.err_int; 
      } 
    } 
    else if (vhi.overflow) 
    { 
      if (vhi.err_int < 0) 
      { 
        vhi.err_int_sum += vhi.err_int; 
      } 
    } 
    else 
    { 
      vhi.err_int_sum += vhi.err_int; 
    } 
    id_targ_adc = -(((long)vhi.err + (vhi.err_int_sum>>I_SHIFT_VHI)) 
           * (long)vhi.Kp)>>P_SHIFT_VHI; 
 
    // check for over voltage 
    if (vhi.err < -VHI_OS_LIM_SET) 
    { 
      if (iac_lim_adc != 0) 
      { // only reset integrator the first time 
        vhi.err_int_sum = ((int32)(-vhi.err))<<I_SHIFT_VHI; 
      } 
      iac_lim_adc = 0; 
    } 
    else if (vhi.err > -VHI_OS_LIM_CLEAR) 
    { 
      iac_lim_adc = IAC_MAX; 
    } 
 
    // check for saturation 
    if (id_targ_adc > iac_lim_adc) 
    { 
      id_targ_adc = iac_lim_adc; 
      vhi.overflow = 1; 
      vhi.underflow = 0; 
    } 
    else if (id_targ_adc < -IAC_MAX) 
    { 
      id_targ_adc = -IAC_MAX; 
      vhi.overflow = 0; 
      vhi.underflow = 1; 
    } 
    else 
    { 
      vhi.overflow = 0; 
      vhi.underflow = 0; 
    } 
  } 
 
  //DIGIO5_SET(); 
 
  /* update phase angle */ 
  //phase_a_zx += phase_step_zx; 
 
  // There is an error in the PSIM compiler that will not compute this answer 
  // correctly when used with a negative. 
   
//if in current regulated mode, update at peak of sine wave 
 
  //this piece of code tells you when you are at the peak of phase A sine wave 
//  if (phase_a > 0x40000000L)  // -ve peak of phase A sine wave 
//  { 
//    if (op_mode_vsi == VSI_CI) 
//    { 
//      if (id_targ_adc != id_ref_adc)  // in adc counts 
//      { 
//        id_targ_adc = id_ref_adc; 
////        SET_GPIOB4(); 
//      } 
//    } 
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//    if (iq_targ_adc != iq_ref_adc) 
//    { 
//      iq_targ_adc = iq_ref_adc; 
//      SET_GPIOF6(); 
//    } 
//  } 
//  else if (phase_a > 0x80000000L) // midpoint of sine wave 
//  { 
//      CLEAR_GPIOF6(); 
//  } 
// 




  CLosed Loop Current Regulation Code (PR) 
============================================================================*/ 
/** 
Sensorless approach for LCL. 
\author A.Nazib 
\par History: 
\li 20/10/18 AN  
*/  
/* ========================================================================= 
  Current Reference Generation 
============================================================================*/ 
 
  if(flag_step) 
  { 
    //Stepping Enabled 
    if((step_count >=  STEP_TIMER)&&(phase_a<phase_step)) 
    { 
      step_current = !step_current; 
      step_count = 0; 
       
    } 
     
    if(step_current) 
      { 
     
      iac_a.targ_adc = (((long)cos_table[index_a]*(long)id_ref_adc)>>14)- 
iac_a.cap_est; 
      iac_b.targ_adc = (((long)cos_table[index_b]*(long)id_ref_adc)>>14)- 
iac_b.cap_est; 
 
      } 
    else 
    { 
      iac_a.targ_adc = 
(((long)cos_table[index_a]*(long)(id_ref_adc+id_step_ref_adc))>>14)- 
iac_a.cap_est; 




    } 
     
    step_count++; 
  } 
  else  
    { //Stepping Disabled 
      if(op_mode_vsi == VSI_CI) 
        { 
          iac_a.targ_adc = (((long)cos_table[index_a]*(long)id_ref_adc)>>14)- 
iac_a.cap_est; 
          iac_b.targ_adc = (((long)cos_table[index_b]*(long)id_ref_adc)>>14)- 
iac_b.cap_est; 
        } 
      step_count = 0; 
      step_current = 0; 
    } 
     
    iac_a.err_prop = (int32)(iac_a.targ_adc - adc.iac_a.raw); 
    iac_b.err_prop = (int32)(iac_b.targ_adc - adc.iac_b.raw); 
 
  if (sw_sat != 0) 
  { 
    //Fundamental 
    iac_a.err_int = 0; 
    iac_b.err_int = 0; 
     
    //5th 
    iac_a.err_int2 = 0; 
    iac_b.err_int2 = 0; 
     
    //7th 
    iac_a.err_int3 = 0; 
    iac_b.err_int3 = 0; 
     
    //11th 
    iac_a.err_int4 = 0; 
    iac_b.err_int4 = 0; 
  } 
  else 
  { 
    //Fundamental 
    iac_a.err_int = iac_a.err_prop*DEF_KI_RES; 
    iac_b.err_int = iac_b.err_prop*DEF_KI_RES; 
     
    //5th 
    iac_a.err_int2 = iac_a.err_prop*DEF_RES_5th; 
    iac_b.err_int2 = iac_b.err_prop*DEF_RES_5th; 
     
    //7th 
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    iac_a.err_int3 = iac_a.err_prop*DEF_RES_7th; 
    iac_b.err_int3 = iac_b.err_prop*DEF_RES_7th; 
     
    //11th 
    iac_a.err_int4 = iac_a.err_prop*DEF_RES_11th; 
    iac_b.err_int4 = iac_b.err_prop*DEF_RES_11th; 
 
  } 
  /* ========================================================================= 
Phase A 
============================================================================ */ 
  //Fundamental 
  iac_a.err_diff_sum  = (int32)(iac_a.err_int-iac_a.err_int_sum1); 
  iac_a.err_int_sum  += (int32)((iac_a.err_int-iac_a.err_int_sum1)/VSI_FINT_INT); 
  iac_a.err_int_sum1 += (int32)((pll.w_sqr_pll*iac_a.err_int_sum)>>W_SHIFT_RES); 
  iac_a.beta_est      = (int32)((iac_a.err_int_sum1/pll.lpf)); 
   
  //5th 
  iac_a.err_diff_sum1   = (int32)(iac_a.err_int2-iac_a.err_int_sum3); 
  iac_a.err_int_sum2   += (int32)((iac_a.err_int2-
iac_a.err_int_sum3)/VSI_FINT_INT); 
  iac_a.err_int_sum3   += (int32)(( 
pll.w_sqr_pll*25*iac_a.err_int_sum2)>>W_SHIFT_RES); 
   
  //7th 
  iac_a.err_diff_sum2   = (int32)(iac_a.err_int3-iac_a.err_int_sum5); 
  iac_a.err_int_sum4   += (int32)((iac_a.err_int3-
iac_a.err_int_sum5)/VSI_FINT_INT); 
  iac_a.err_int_sum5   += (int32)(( 
pll.w_sqr_pll*49*iac_a.err_int_sum4)>>W_SHIFT_RES); 
   
  //11th 
  iac_a.err_diff_sum3   = (int32)(iac_a.err_int4-iac_a.err_int_sum7); 
  iac_a.err_int_sum6   += (int32)((iac_a.err_int4-
iac_a.err_int_sum7)/VSI_FINT_INT); 
  iac_a.err_int_sum7   += (int32)(( 
pll.w_sqr_pll*121*iac_a.err_int_sum6)>>W_SHIFT_RES); 
   
      //Cap estimate 
   
  iac_a.cap_est = (int32)(((iac_a.err_int_sum1)  
*DEF_KC)>>(KC_SHIFT+I_SHIFT_RES));    
   
  t_a_cnt = (int16)(((iac_a.err_prop + ((iac_a.err_int_sum+iac_a.err_int_sum2\ 
            
+iac_a.err_int_sum4+iac_a.err_int_sum6)>>I_SHIFT_RES))*iac_a.Kp)>>P_SHIFT_IAC); 
   
  /* ========================================================================= 
Phase B 
============================================================================ */ 
   
  //Fundamental 
  iac_b.err_diff_sum  = (int32)(iac_b.err_int-iac_b.err_int_sum1); 
  iac_b.err_int_sum  += (int32)((iac_b.err_int-iac_b.err_int_sum1)/VSI_FINT_INT); 
  iac_b.err_int_sum1 += (int32)((pll.w_sqr_pll*iac_b.err_int_sum)>>W_SHIFT_RES); 
  iac_b.beta_est      = (int32)((iac_b.err_int_sum1/pll.lpf)); 
    //5th 
  iac_b.err_diff_sum1   = (int32)(iac_b.err_int2-iac_b.err_int_sum3); 
  iac_b.err_int_sum2   += (int32)((iac_b.err_int2-
iac_b.err_int_sum3)/VSI_FINT_INT); 
  iac_b.err_int_sum3   += (int32)(( 
pll.w_sqr_pll*25*iac_b.err_int_sum2)>>W_SHIFT_RES); 
   
  //7th 
  iac_b.err_diff_sum2   = (int32)(iac_b.err_int3-iac_b.err_int_sum5); 
  iac_b.err_int_sum4   += (int32)((iac_b.err_int3-
iac_b.err_int_sum5)/VSI_FINT_INT); 
  iac_b.err_int_sum5   += (int32)(( 
pll.w_sqr_pll*49*iac_b.err_int_sum4)>>W_SHIFT_RES); 
   
  //11th 
  iac_b.err_diff_sum3   = (int32)(iac_b.err_int4-iac_b.err_int_sum7); 
  iac_b.err_int_sum6   += (int32)((iac_b.err_int4-
iac_b.err_int_sum7)/VSI_FINT_INT); 
  iac_b.err_int_sum7   += (int32)(( 
pll.w_sqr_pll*121*iac_b.err_int_sum6)>>W_SHIFT_RES); 
     
    //Cap estimate 
                   
  iac_b.cap_est = (int32)(((iac_b.err_int_sum1) *DEF_KC)>>(KC_SHIFT+I_SHIFT_RES));   
 
  t_b_cnt = (int16)(((iac_b.err_prop + ((iac_b.err_int_sum+iac_b.err_int_sum2\ 
            
+iac_b.err_int_sum4+iac_b.err_int_sum6)>>I_SHIFT_RES))*iac_b.Kp)>>P_SHIFT_IAC); 





  //timing bit 
 
  // Calculate current errors 
  // in simple terms the error is defined as 
  // ia_err = ia(target) - ia(measured) 
  // targ_adc and raw are in adc counts. Converted to amps by multiplying by 
  // the ADC_IAC_SC factor expressed as an integer - ie. scaled by SMALL_Q 
  // after the fixed point multiplication the scaling factor SMALL_Q must be 
  // removed, however we wish to express the error answer as an integer scaled 
  // by FIX_Q, so the shift is modified. 




  //First determine scale factor for DC bus compensation 
  //DC bus compensation = mod_depth * nominal_DC_bus/real_DC_bus 
  //DC Bus compensation only applies above the minimum DC Bus voltage 
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  if (adc.vhi.filt > MIN_ADC_VDC_COMP) 
  { 
    adc_vdc_comp = adc.vhi.filt; 
  } 
  else 
  { 
    adc_vdc_comp = MIN_ADC_VDC_COMP; 
  } 
 
  // convert into a unitless ratio for application to the final switching time 
  // Scaled by FIX_Q to enable it to remain an integer 
  DCBUS_comp = (int32)(VHI_NOM_COUNT_FIX/adc_vdc_comp); 
 
  //Then determine rotating phasor 
  /*need to tell fundamental freq from phase step. 
    phase step is a portion of 2^32, stepped at FINT_VSI. 
    Formula is : phase_step * FINT_VSI/2^32 
 
    phase_step is scaled by 2^32, so phase_step^2 is scaled by 2^64. 
    Therefore W_TS_CONST has a >> by 64 to remove this offset. 
    w_ts_sq is scaled by FIX_Q to maintain the integer. 
    computation is completed with floating point multiplications. 
  */ 
 
  //t_a_cnt = (int16)(((int32)t_a_cnt *DCBUS_comp ) >> FIX_Q); 
 
  //floating point version 
//  ib_prop = ib_error * KP_IAC; 
//  int1b   += (ib_err_ki - int2b) / FINT_VSI; 
//  int2b   += int1b * w_ts_sq; 




  // Convert demanded inst. voltage to switching time 
  if (op_mode_vsi != VSI_OL) 
  { 
    t_a = t_a_cnt; 
    t_b = t_b_cnt; 
  } 
  else 
  { 
    t_a = ((long)cos_table[index_a]*(long)-mod_vsi_period)>>14; 
    t_b = ((long)cos_table[index_b]*(long)-mod_vsi_period)>>14; 
  } 
// calculate t_c from t_a and t_b 
  t_c = -t_a - t_b; 
 
  /*  determine offset for effective 3rd harmonic injection 
    t_off = -(max(Va,Vb,Vc)+min(Va,Vb,Vc))/2; */ 
  if (t_a > t_b) 
  { 
    if (t_a > t_c) 
    { 
      if (t_b > t_c) 
        t_off = t_b>>1; 
      else 
        t_off = t_c>>1; 
    } 
    else 
    { 
      t_off = t_a>>1; 
    } 
  } 
  else 
  { 
    if (t_b > t_c) 
    { 
      if (t_a > t_c) 
        t_off = t_a>>1; 
      else 
        t_off = t_c>>1; 
    } 
    else 
    { 
      t_off = t_b>>1; 
    } 
  } 
 
  // add offset into t_a, t_b and t_c 
  t_a = t_a + t_off; 
  t_b = t_b + t_off; 
  t_c = t_c + t_off; 
 
 
  /* clamp switch times for pulse deletion and saturation */ 
  sw_sat = 0; 
 
  // A phase 
  if (t_a >= MAX_TIME) 
  { 
    EvbRegs.CMPR4 = 0; 
    sw_sat++; 
  } 
  else if (t_a <= -MAX_TIME) 
  { 
    if (!V_Asat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR4 = PERIOD - 1; 
    else 
      EvbRegs.CMPR4 = PERIOD; 
    V_Asat = 1; 
    sw_sat++; 
  } 
  else 
  { 
    if (V_Asat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
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      EvbRegs.CMPR4 = PERIOD; 
    else 
      EvbRegs.CMPR4 = PERIOD_2 - t_a; 
    V_Asat = 0; 
  } 
 
  // B phase 
  if (t_b >= MAX_TIME) 
  { 
    EvbRegs.CMPR5 = 0; 
    sw_sat++; 
  } 
  else if (t_b <= -MAX_TIME) 
  { 
    if (!V_Bsat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR5 = PERIOD - 1; 
    else 
      EvbRegs.CMPR5 = PERIOD; 
    V_Bsat = 1; 
    sw_sat++; 
  } 
  else 
  { 
 
    if (V_Bsat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR5 = PERIOD; 
    else 
      EvbRegs.CMPR5 = PERIOD_2 - t_b; 
    V_Bsat = 0; 
  } 
  // C phase 
  if (t_c > MAX_TIME) 
  { 
//    EvaRegs.CMPR3 = 0; 
    EvaRegs.CMPR1 = 0; 
    sw_sat++; 
  } 
  else if (t_c <= -MAX_TIME) 
  { 
    if (!V_Csat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
    { 
      EvaRegs.CMPR1 = PERIOD - 1; 
    } 
    else 
    { 
      EvaRegs.CMPR1 = PERIOD; 
    } 
    V_Csat = 1; 
    sw_sat++; 
  } 
  else 
  { 
    if (V_Csat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
    { 
      EvaRegs.CMPR1 = PERIOD; 
    } 
    else 
    { 
      EvaRegs.CMPR1 = PERIOD_2 - t_c; 
    } 
    V_Csat = 0; 
  } 
 
/* ========================================================================= 
    ***Sine/Cosine lookup *** 
============================================================================*/ 
  index_a = (phase_a>>22)|0x0001;//Scaled to suit counts 1024 
  index   = (phase_a_comp>>22)|0x0001;//Scaled to suit counts 1024 
  #ifndef PSIM_VERSION 
    phase_b = phase_a - phase_120; 
  #else 
 
    phase_b = phase_a +(-phase_120); 
  #endif 
  index_b = (phase_b>>22)|0x0001; // to access high word of 32 bit sine table 
  // Calculate instanteous current references 
  // interpolate more accurate sine value 
  sin_val = sin_table[index]; 
  cos_val = cos_table[index]; 
///* ========================================================================= 
//    ***Sensorless*** 
//============================================================================*/ 
/** 
Sensorless PLL + Unbalanced Compensation. 
\author A.Nazib 
\par History: 
\li 20/10/18 AN  
*/   
// 
//  //***Clarkes Transform ***// 
    pll.alpha_int = iac_a.err_int_sum; 
    pll.beta_int  = 
(int32)(((iac_a.err_int_sum+(iac_b.err_int_sum<<1))*DEF_SQRT3)>>SHIFT_CLARKE); 
     
    pll.alpha_int2 = iac_a.beta_est; 
    pll.beta_int2  = 
(int32)(((iac_a.beta_est+(iac_b.beta_est<<1))*DEF_SQRT3)>>SHIFT_CLARKE); 
 
//  //***Positive Sequence Extraction ***// 
     
    pll.alpha_pos = (int32)((pll.alpha_int-pll.beta_int2)<<1); 
    pll.beta_pos  = (int32)((pll.beta_int+pll.alpha_int2)<<1); 
     
    //  //***negative Sequence Extraction ***// 
     
    pll.alpha_neg = (int32)((pll.alpha_int+pll.beta_int2)<<1); 
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    pll.beta_neg  = (int32)((pll.alpha_int2-pll.beta_int)<<1); 
     
// // Park Transform 
    pll.Ed = (int32)((pll.alpha_pos*cos_val) + ((pll.beta_pos*sin_val))>>14); 
    pll.Eq = (int32)((pll.beta_pos *cos_val) - ((pll.alpha_pos*sin_val))>>14); 
 
 
// /* ========================================================================= 
//    ***PLL Loop Filter*** 
// ============================================================================*/ 
    pll.prop_pll     = pll.Eq; 
 
    pll.int_sum_pll += (pll.Eq) *DEF_KI_PLL; 
 
  // Gives omega_pll 
    pll.omega = (int32)(((pll.prop_pll + 
(pll.int_sum_pll>>I_SHIFT_PLL))*DEF_KP_PLL)>>(P_SHIFT_PLL+I_SHIFT_RES)) ; 
     
     
  //anti-windup 
    if(pll.omega>=(DEF_W_NOM_PLL<<1)||pll.omega<=(DEF_W_NOM_PLL>>1)) 
        { 
          pll.int_sum_pll=0; 
        } 
     
    //Using output of loop filter integrator to estimate frequency 
    pll.lpf = 
(int32)((((pll.int_sum_pll>>I_SHIFT_PLL))*DEF_KP_PLL)>>(P_SHIFT_PLL+I_SHIFT_RES)) 
; 
    if(pll.lpf<=(MIN_W)) 
        { 
          pll.lpf=MIN_W; 
        } 
             
    pll.w_sqr_pll = (int32)(((pll.lpf )*(pll.lpf )*DEF_WSQR_PLL)>>(KD_SHIFT)); 
     
    if(pll.w_sqr_pll<=0) 
        { 
          pll.w_sqr_pll=DEF_W_SQR; 
        } 
         
     
 //Anti-windup for integration(not included ) 
 // Theta PLL integration// 
    theta_pll =(Uint32)((pll.omega)*(DEF_I_PLL)); 
 
 //Angle updates in current controller// 
    phase_a_comp += theta_pll ; 
     
  #ifndef PSIM_VERSION 
  if (op_mode_vsi != VSI_CI) 
    { 
    phase_a+=phase_step; 
 
    } 
  else 
    { 
    phase_a = phase_a_comp-(id_ref_adc*DEF_KPLL_F)-DEF_COMP_DELAY; 
    } 
  #else 
   
  if (op_mode_vsi != VSI_CI) 
    { 
    phase_a+=phase_step; 
 
    } 
    else 
    { 
    phase_a = phase_a_comp+(-(id_ref_adc*DEF_KPLL_F)+(-DEF_COMP_DELAY)); 
//Compensate for Lf drop & delay 
    } 







  if (GrabRunning()) 
  { 
//    grab_dec++; 
//    if (grab_dec > GRAB_DEC) 
    grab_dec++; 
    if(grab_dec==30) 
    { 
    /*  if(test_flag==0) 
      { 
    pll.omega = 314; 
    pll.alpha_int = 0; 
    pll.beta_int = 0; 
    pll.Ed = 0; 
    pll.Eq = 0; 
    pll.err_k = 0; 
    sin_val = 0; 
    cos_val = 0; 
    pll.lpf = 0; 
    norm_lpf = 0; 
    pll.prop_pll = 0; 
    pll.int_sum_pll = 0; 
    theta_pll = 0; 
    phase_b = 0; 
    index = 0; 





      grab_dec = 0; 
      //GrabStore(0,sogi_pll.Ed); 
      //GrabStore(1,sogi_pll.Eq); 
      GrabStore(0,iac_a.err_prop); 
      GrabStore(1,pll.omega); 
      GrabStore(2,pll.lpf); 
//      GrabStore(0,pll.alpha_pos); 
//      GrabStore(0,pll.beta_pos); 
//      GrabStore(1,pll.alpha_neg); 
//      GrabStore(2,pll.beta_neg); 
      //GrabStore(5,theta_pll); 
      //GrabStore(3,Ia_int1);//adc.iac_b.filt); 
      //GrabStore(4,Ia_int2);//adc.q_total.rms_sum); 
      //GrabStore(5,Ia_ctrl);//adc.count_rms); 
 
      GrabStep(); 
    } 
 
  } 
 
#endif 
  //timing bit 
  CLEAR_GPIOB4(); 
 
//  CLEAR_DA2810_X2_2(); 
 
//  CLEAR_DA2810_X2_1(); 
 
  // clear flag for saturation operation 
  EvaRegs.EVAIFRA.bit.T1UFINT = 1; 
 
// prepare for next interrupt 
  AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Acknowledge interrupt to PIE 
} /* end isr_pwm */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 02/05/07 AM - initial creation 
\li 31/10/14 PM - Modified to include both PDPINTA and PDPINTB trips 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_pdpint, "ramfuncs"); 
#endif 
interrupt void isr_pdpint(void) 
{ 
  VSI_FAST_STOP(); 
  main_fault_set_int(FAULT_PDPINT); 
  fault_gate_flag = 1; 
  EvaRegs.EVAIFRA.all = BIT0; 
  EvbRegs.EVBIFRA.all = BIT0; 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
} /* end isr_pdpint */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 21/03/07 AM - initial creation 
\li 11/11/09 AM - added Iac O/C event restart rather than trip 
\li 22/12/09 AM = removed Iac O/C event restart 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_over_current, "ramfuncs"); 
#endif 
interrupt void isr_over_current(void) 
{ 
  VSI_FAST_STOP(); 
  main_fault_set_int(FAULT_HW_AC_OC);   // Includes Transformer overcurrent 
 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
} /* end isr_over_current */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 02/05/07 AM - initial creation 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_over_voltage, "ramfuncs"); 
#endif 
interrupt void isr_over_voltage(void) 
{ 
  VSI_FAST_STOP(); 
  main_fault_set_int(FAULT_HW_VHI_OV); 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 







//& subgraph cluster0 { node [style=filled] 
//& color=midnightblue; 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function initialises the ADC, the PWM, and LEDs. It resets the RMS target 
voltage to zero. It resets the target output voltage to zero and makes sure 
that the soft charge relay and main contactor are open. 
 





\li 22/06/05 AM - initial creation 
\li 10/04/08 PM - ported from 25kVA Boost Code 
*/ 
//& st_vsi_init [shape=box,style=bold,peripheries=2,color=black,label="Init VSI"] 
void st_vsi_init(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    adc_init(); 
    pwm_init(); // initialises VSI stage 
    VSI_FAST_STOP(); 
    led_set(LED_INIT); 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
    ENABLE_DIGOUT(); 
 
    wd_timer[WD_CHARGE] = START_DELAY;  // msec 
  } 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
    //& st_vsi_init -> st_vsi_cal [style=bold,label="start delay finished"] 
    NEXT_STATE(vsi_state,st_vsi_cal); 
  } 
  //& st_vsi_init -> st_vsi_init [label="Wait"] 
} /* end st_vsi_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The current inputs from the LEMs have significant offsets due to tolerance 
variations between the LEMs and the op amp inputs. This function waits for the 





\li 09/08/07 AM - initial creation 
\li 10/04/08 PM - Ported from 25kVA Boost code 
\li 28/05/09 AM - changed next state from charging to vin_uv 
*/ 
//& st_vsi_cal [label="Initial Calibration"] 
void st_vsi_cal(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    wd_timer[WD_CHARGE] = CAL_DELAY; 
    led_set(LED_INIT); 
  } 
 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
/*    cal_base_idc += (int16)((double)adc.idc_out.dc_sum_bak 
                /(double)COUNT_DC_IN); 
*/ 
    cal_complete = 1; 
 
    if (op_mode_vsi == VSI_OL || op_mode_vsi == VSI_CI ) 
    { 
      NEXT_STATE(vsi_state,st_vsi_cal_iac); 
    } 
    else 
    { 
      //& st_vsi_cal -> st_vsi_vin_uv [style=bold,label="init cal done"] 
      NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    } 
  } 
  //& st_vsi_cal -> st_vsi_cal 
} /* end st_vsi_cal */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
On start up and when recovering from a fault condition, the state machine 
waits in this state until the 3 phase input voltage exceeds a minimum ac 
voltage limit. It can then proceed into the IAC calibration state. 
 




\li 01/06/07 AM - initial creation 
\li 07/12/07 PM - Added detection of negative voltage - trigger a fault 
\li 10/04/08 PM - modified for 30kW battery charger - ac voltage detection 
*/ 
//& st_vsi_vin_uv [label="Check AC Input Voltage\nContactor Open\nRelay Open"] 
void st_vsi_vin_uv(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
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    DONE_FIRST_STATE(vsi_state); 
    VSI_FAST_STOP(); 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
    led_set(LED_UV); 
    puts_COM0(" l "); 
  } 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_ST_VIN_UV) != 0) 
  { 
    //& st_vsi_vin_uv -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  if (op_mode_vsi == VSI_OL || op_mode_vsi == VSI_CI) 
  { 
    NEXT_STATE(vsi_state,st_vsi_cal_iac); 
  } 
  if ( (adc.vac_ac.real >= VAC_MIN_CLOSE) 
    && (adc.vac_bc.real >= VAC_MIN_CLOSE) ) 
  { 
    main_fault_clear(~FAULT_ST_VIN_UV); // clear ignored faults 
    //& st_vsi_vin_uv -> st_vsi_cal_iac [style=bold,label="AC Volts\nin Range"] 
    NEXT_STATE(vsi_state,st_vsi_cal_iac); 
  } 
  //& st_vsi_vin_uv -> st_vsi_vin_uv 
} /* end st_vsi_vin_uv */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The current inputs from the LEMs have significant offsets due the tolerance 
variations between the LEMs and the op amp inputs. This function waits for one 
second of rms measurements to take place which allows the dc offset in the AC 
currents to be measured. 
 




\li 15/02/10 AM - initial creation 
*/ 
//& st_vsi_cal_iac [label="Calibrate IAC"] 
void st_vsi_cal_iac(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    cal_mode = CAL_INIT; 
    led_set(LED_INIT); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_cal_iac -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
 
  if (cal_mode == CAL_DONE) 
  { 
    if (op_mode_vsi == VSI_OL || op_mode_vsi == VSI_CI) 
    { 
      NEXT_STATE(vsi_state,st_vsi_charging); 
    } 
    else 
    { 
      //& st_vsi_cal_iac -> st_vsi_seq [style=bold,label="CAL DONE"] 
      NEXT_STATE(vsi_state,st_vsi_seq); 
    } 
  } 
  //& st_vsi_cal_iac -> st_vsi_cal_iac 
} /* end st_vsi_cal_iac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This state monitors the voltage measurements to determine the phase sequence 
of the supply. This sets constants for the zero crossing offset, the B phase 
target current calculation and the B phase resonant integrator initial values. 
 
You really need to draw phasor diagrams for the positive and negative phase 
sequences to see how this code is working. 
 
The supply is connected to the E13 such that the mesaured quantity vac_ac is 
measuring the Vac line to line voltage and vac_bc is measuring Vbc line to line 
voltage. 
 
The code waits for vac_ac to be negative and then pass through positive going 
zero crossing. At this point, the sign of vac_bc is tested. If it is negative 
then there is a positive sequence supply, otherwise there is a negative 
sequence supply. 
 
This test is taken ten times to avoid a glitch causing a wrong decision. If all 
ten samples agree then the phase sequence is determined. Otherwise the process 
is repeated. 
 
This enables the wiring to the inverter not to influence the ability of the 





\li 04/05/10 AM - initial creation 
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\li 28/02/14 PM - Modified initialization of int1b_init and int2b_init 
*/ 
//& st_vsi_seq [label="Determine Phase Sequence\nand Zero Crossing"] 
void st_vsi_seq(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    seq_state = SEQ_INIT; 
    led_set(LED_INIT); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_seq -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
 
  switch (seq_state) 
  { 
    case SEQ_INIT: 
      seq_count = 0; 
      seq_pos_count = 0; 
      puts_COM0("seq "); 
      seq_state = SEQ_WAIT_NEG; 
    break; 
    case SEQ_WAIT_NEG: 
      if (adc.vac_bc.filt < 0) 
      { 
        seq_state = SEQ_WAIT_ZX; 
      } 
    break; 
    case SEQ_WAIT_ZX: 
      if (adc.vac_bc.filt > 0) 
      { 
        if (adc.vac_ac.filt > 0) 
        { 
          seq_pos_count++; 
          puts_COM0("+ "); 
        } 
        else 
        { 
          puts_COM0("- "); 
        } 
        seq_count++; 
        if (seq_count >= 10) 
        { 
          seq_state = SEQ_DONE; 
          if (seq_pos_count >= 10) 
          { 
            phase_120 = PHASE_120_POS; 
            zx_offset = ZX_OFFSET_POS; 
            int1b_init = 1.0; 
            int2b_init = 1.0; 
          } 
          else if (seq_pos_count == 0) 
          { 
            phase_120 = PHASE_120_NEG; 
            zx_offset = ZX_OFFSET_NEG; 
            int1b_init = -1.0; 
            int2b_init = 1.0; 
          } 
          else 
          { 
            seq_state = SEQ_INIT; 
          } 
        } 
        else 
        { 
          wd_timer[WD_CHARGE] = SEQ_DELAY; 
          seq_state = SEQ_WAIT; 
        } 
      } 
    break; 
    case SEQ_WAIT: 
      if (wd_timer[WD_CHARGE] == 0) 
      { 
        seq_state = SEQ_WAIT_NEG; 
      } 
    break; 
    case SEQ_DONE: 
      //& st_vsi_seq -> st_vsi_charging [style=bold,label="SEQ OK"] 
      NEXT_STATE(vsi_state,st_vsi_charging); 
    break; 
  } 
  //& st_vsi_seq -> st_vsi_seq 
} /* end st_vsi_seq */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state closes the soft charge relay to charge the input DC bus before the 
main contactor is closed. The end of charge is defined as occurring after 10 
seconds of charging or when the DC bus voltage is within 20V of the AC input 
line to line voltage. If the bus isn't charged after 10 seconds then a charging 




\li 01/06/07 AM - initial creation 
\li 28/05/09 AM - changed end of charge to 10s 
*/ 




  double 
    vac_max, 
    vdc_lim; 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_ON(); // close soft charge contactor 
 
    wd_timer[WD_CHARGE] = SOFT_CHARGE_TIME; // msec 
    led_set(LED_CHARGE); 
    puts_COM0("c"); 
  } 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_charging -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
 
  // find maximum line to line AC input 
  vac_max = adc.vac_ac.real; 
  if (adc.vac_bc.real > vac_max) 
  { 
    vac_max = adc.vac_bc.real; 
  } 
  vdc_lim = vac_max*1.4 - VDC_VOLT_CHG_DIFF; 
 
  // test for acceptable DC bus voltage after charging 
  if (adc.vhi.real > vdc_lim) 
  { 
    //& st_vsi_charging -> st_vsi_close_contactor [style=bold,label="HVDC OK"] 
    NEXT_STATE(vsi_state,st_vsi_close_contactor); 
  } 
  // no appreciable charging in 2 sec 
  if ( (wd_timer[WD_CHARGE] > BUS_SHORT_DELAY) 
    && (wd_timer[WD_CHARGE] < BUS_SHORT_DELAY+10) ) 
  { 
    if (adc.vhi.real < BUS_SHORT_V) 
    { 
      main_fault_set(FAULT_CHARGE); 
      //& st_vsi_charging -> st_vsi_fault [style=dotted] 
      NEXT_STATE(vsi_state,st_vsi_fault); 
    } 
  } 
    // end of charge delay without getting to an acceptable voltage 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
 
    main_fault_set(FAULT_CHARGE); 
    //& st_vsi_charging -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
  } 
  //& st_vsi_charging -> st_vsi_charging 
} /* end st_vsi_charging */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state closes the main contactor once the input bus is charged. It then 
waits for the contactor to close properly before continuing on. The soft 




\li 01/06/07 AM - initial creation 
*/ 
//& st_vsi_close_contactor [label="Close Contactor"] 
void st_vsi_close_contactor(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    MAIN_CONTACTOR_ON();  // close main contactor 
    SOFT_CHARGE_RELAY_ON(); 
    wd_timer[WD_CHARGE] = 500; // msec 
    led_set(LED_CHARGE); 
    puts_COM0("m"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_close_contactor -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // end of contactor closing delay 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
    SOFT_CHARGE_RELAY_OFF(); // open soft charge relay 
    //& st_vsi_close_contactor -> st_vsi_stop 
[style=bold,label="Contactor\nClosed"] 
    NEXT_STATE(vsi_state,st_vsi_stop); 
    return; 
  } 
  //& st_vsi_close_contactor -> st_vsi_close_contactor 
} /* end st_vsi_close_contactor */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This is the state where the VSI is stopped. There is no switching. In its 
automatic production configuration, the operation waits in this state for 1 
second after the DC bus volts reach the starting value before moving to the 
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ramp up state. During the wait, this state checks whether any faults have been 




\li 22/06/05 AM - initial creation 
*/ 




  if (IS_FIRST_STATE(vsi_state)) 
  { 
    zero_flag=0; 
    DONE_FIRST_STATE(vsi_state); 
    VSI_FAST_STOP(); // turn off outputs 
 
 
    led_set(LED_STOP); 
    puts_COM0("s"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_stop -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  if (op_mode_vsi == VSI_CV ) 
  { 
    if ( (adc.vac_bc.real < VAC_MIN_CLOSE) 
      || (adc.vac_ac.real < VAC_MIN_CLOSE) ) 
    { 
      //& st_vsi_stop -> st_vsi_vin_uv [style=dashed] 
      NEXT_STATE(vsi_state,st_vsi_vin_uv); 
      return; 
    } 
  } 
  // check voltage is above limits AND contactor is reporting as closed 
  if ( (adc.vhi.filt > VSI_VDC_START) && IS_DIGIN1() ) 
  { 
    if (is_vsi_switching != 0) 
    { 
      puts_COM0("1"); 
      // Voltage at stop state to be used to give a better PR initialization 
      vrms_stop = (adc.vac_bc.real + adc.vac_ac.real)/2.0; 
      if (op_mode_vsi == VSI_OL) 
      { 
        NEXT_STATE(vsi_state,st_vsi_ramp_ol); 
      } 
 
      else if (op_mode_vsi == VSI_CI) 
      { 
              NEXT_STATE(vsi_state,st_vsi_ramp_cl); 
      } 
 
      else 
      { 
        //& st_vsi_stop -> st_vsi_start [style=bold] 
        NEXT_STATE(vsi_state,st_vsi_start); 
      } 
    } 
  } 
  // keep target following actual bus voltage 
  vhi.targ_adc = adc.vhi.filt; 
  //& st_vsi_stop -> st_vsi_stop 
} /* end st_vsi_stop */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function starts the VSI switching before initiating the ramp for the 
particular mode of operation. 
 
The resonant integrator variables are initialised so that when the rectifier 
starts switching, the voltage produced matches the input voltage so there is 
no transient current. This also requires that the switching is enabled at the 
A phase zero crossing and that the compare registers have the right values 




\li 28/11/08 AM - initial creation 
\li 09/12/11 DS - modified for NY 5kW ACREC testing 
*/ 
//& st_vsi_start [label="Start Switching"] 
void st_vsi_start(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    led_set(LED_RAMP); 
    puts_COM0("S"); 
  } 
  if (in_sync != 0) 
  { 
    // Initialize the Resonant Controller 
    int1a_init = 0.0; 
    int2a_init = vrms_stop*RES_VAR_SC; 
    int1b_init *= int2a_init*RES_IBINT1_SC; 
    int2b_init *= -0.5*int2a_init; 
    vhi.err_int_sum = 0L; 
 
    if ( (op_mode_vsi == VSI_CV) 
      || (op_mode_vsi == VSI_CI) ) 
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    { 
      vhi.targ_adc = adc.vhi.filt; 
      //& st_vsi_start -> st_vsi_ramp_cl [style=bold,label="CV/CI"] 
      NEXT_STATE(vsi_state,st_vsi_ramp_cl); 
    } 
    else if (op_mode_vsi == VSI_OL) 
    { 
      id_targ_adc = 0; 
      iq_targ_adc = 0; 
 
      //& st_vsi_start -> st_vsi_ramp_ol [style=dashed,label="OL"] 
      NEXT_STATE(vsi_state,st_vsi_ramp_ol); 
    } 
    vsi_en_outputs = 2; 
  } 
  else 
  { 
    //& st_vsi_start -> st_vsi_vin_uv [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    return; 
  } 
} /* end st_vsi_start */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This function starts the VSI switching and ramps the target AC current up 
to the reference AC current. This ramp rate is determined by the step size 
STEP_IAC and the calling frequency of this state machine which is assumed to 
be 1msec. 
 
If a fault is detected the next state is the fault state. If the VSI is 
stopped or there is a low of synchronisation then the next state is the Vin 
under voltage state.  Otherwise, once the target reaches the reference, the 




\li 28/09/05 AM - initial creation 
\li 18/11/05 AM - sped up ramp 
*/ 
//& st_vsi_ramp_ol [label="Open Loop\nMode Ramp"] 
void st_vsi_ramp_ol(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    vsi_en_outputs = 2; // triggrt PWM to enable 
 
    DONE_FIRST_STATE(vsi_state); 
    VSI_ENABLE(); 
 
 
    puts_COM0("u"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_ramp_ol -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // check for stop signal 
  if (is_vsi_switching == 0) 
  { 
    //& st_vsi_ramp_ol -> st_vsi_vin_cal [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_cal); 
    return; 
  } 
  // check for target reached 
/*  else 
  { 
    if ((id_targ_adc >= id_ref_adc)&&(iq_targ_adc >= iq_ref_adc)) 
    { 
      //& st_vsi_ramp_ol -> st_vsi_run [style=dashed] 
      NEXT_STATE(vsi_state,st_vsi_run); 
    } 
    // ramp reference towards target 
    else 
    { 
      if (id_targ_adc < id_ref_adc) 
      { 
        id_targ_adc += STEP_IAC_ADC; 
      } 
      if (iq_targ_adc < iq_ref_adc) 
      { 
        iq_targ_adc += STEP_IAC_ADC; 
      } 
    } 
  }*/ 
  //& st_vsi_ramp_ol -> st_vsi_ramp_ol 
} /* end st_vsi_ramp_ol */ 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function ramps the target output voltage from the initial bus voltage up 
to the reference bus voltage in voltage control mode. 
 
This ramp rate is determined by the step size STEP_VHI and the calling 
frequency of this state machine which is assumed to be 1msec. 
 
If a fault is detected the next state is the fault state. If the VSI is 
stopped or there is a low of synchronisation then the next state is the Vin 
under voltage state. Otherwise, once the target reaches the reference, the 





\li 15/02/10 AM - initial creation 
*/ 
//& st_vsi_ramp_cl [label="Closed Loop\nMode Ramp"] 
void st_vsi_ramp_cl(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    vsi_en_outputs = 2; 
    DONE_FIRST_STATE(vsi_state); 
    vsi_init_val(); 
 
    if((zero_flag==0) && (phase_a > 0x80000000L)) 
    { 
    VSI_ENABLE(); 
 
    zero_flag=1; 
    } 
    puts_COM0("cl"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_ramp_cl -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // check for stop signal or loss of ZX sync 
  /*if ( (is_vsi_switching == 0) 
    || (in_sync == 0) ) 
  { 
    //& st_vsi_ramp_cl -> st_vsi_vin_uv [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    return; 
  }*/ 
  // check for target reached 
  if (op_mode_vsi == VSI_CV) 
  { 
    if ( (vhi.targ_adc > vhi.ref_adc - STEP_VHI_ADC) 
      && (vhi.targ_adc < vhi.ref_adc + STEP_VHI_ADC) ) 
    { 
      vhi.targ_adc = vhi.ref_adc; 
      //& st_vsi_ramp_cl -> st_vsi_run [style=bold,label="Target\nReached"] 
      NEXT_STATE(vsi_state,st_vsi_run); 
    } 
    // ramp reference towards target 
    else if (vhi.targ_adc < vhi.ref_adc) 
    { 
      vhi.targ_adc += STEP_VHI_ADC; 
    } 
    else // vhi.targ_adc > vhi.ref_adc 
    { 
      vhi.targ_adc -= STEP_VHI_ADC; 
    } 
  } 
 
//  if (op_mode_vsi == VSI_CI) 
//  { 
//    if ((id_targ_adc >= id_ref_adc)&&(iq_targ_adc >= iq_ref_adc)) 
//    { 
//      //& st_vsi_ramp_ol -> st_vsi_run [style=dashed] 
//      NEXT_STATE(vsi_state,st_vsi_run); 
//    } 
//    // ramp reference towards target 
//    else 
//    { 
//      if (id_targ_adc < id_ref_adc) 
//      { 
//        id_targ_adc += STEP_IAC_ADC; 
//      } 
//      if (iq_targ_adc < iq_ref_adc) 
//      { 
//        iq_targ_adc += STEP_IAC_ADC; 
//      } 
//    } 
//  } 
 
    if (is_vsi_switching == 0) 
      { 
        //& st_vsi_ramp_ol -> st_vsi_vin_cal [style=dashed] 
        NEXT_STATE(vsi_state,st_vsi_cal); 
        return; 
      } 
  } 
  //& st_vsi_ramp_cl -> st_vsi_ramp_cl 
//} /* end st_vsi_ramp_cl */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
In this state, the VSI is running and following the reference. If the VSI is 
stopped or the DC bus volts drop too low then the next state is the stop 




\li 28/09/05 AM - initial creation 
\li 11/11/09 AM - added test for ramp up after Iac O/C event 
\li 22/12/09 AM = removed Iac O/C event restart 
*/ 





  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    puts_COM0("r "); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_run -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // check for stop signal or loss of ZX sync 
  /*if ( (is_vsi_switching == 0) 
    || (in_sync == 0) ) 
  { 
    //& st_vsi_run -> st_vsi_vin_uv [style=dashed] 
 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    return; 
  }*/ 
  if (op_mode_vsi == VSI_CV) 
  { 
    vhi.targ_adc = vhi.ref_adc; 
  } 
  else if (op_mode_vsi == VSI_CI) 
  { 
    id_targ_adc = id_ref_adc; 
    iq_targ_adc = iq_ref_adc; 
  } 
  //& st_vsi_run -> st_vsi_run 
} /* end st_vsi_run */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state is entered when a fault condition has been detected. It is not left 





\li 03/11/05 AM - initial creation 
*/ 
//& st_vsi_fault [color="red",label="Fault State"] 
void st_vsi_fault(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    VSI_FAST_STOP(); // turn off outputs 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
    led_set(LED_FAULT); 
    puts_COM0("f"); 
  } 
 
  if ((main_fault_get_reported()&FAULT_FATAL) == 0) 
  { 
    //& st_vsi_fault -> st_vsi_vin_uv [style=dashed,label="Fault\nCleared"] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
  } 
} /* end st_vsi_fault */ 
 
 






/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function checks for slow faults caused by inputs and outputs exceeding 
thresholds. 
 
For the fuse failure faults: When one of the phases is lost, two of the line 
to line voltages collapse. An overly large difference between the maximum and 
minimum line to line voltages causes a fuse failure fault. The maximum line to 
line voltage is the two good phases while the other one is the bad phase. 
 
Wiring on the Board is 
#- VA to the neutral input, 
#- VB to the A input and 




\li 01/05/08 AM - initial creation 
\li 02/05/08 AM - added Iout trip 
\li 06/05/10 AM - added fuse failure detection 
*/ 
#define PH_BA   0 
#define PH_CA   1 
#define PH_BC   2 
#define FUSE_FAIL_COUNT_MAX   5 
void check_voltage_limits(void) 
{ 
  double 
    vac_min, 
    vac_max, 
    mid_ratio; 
  Uint16 
    max_phase = PH_BA; 
  static Uint16 
 248 
    fuse_fail_count = 0; 
 
  // check for input voltage within limits 
  if ( (adc.vac_ac.real > TRIP_VAC_MAX) 
    || (adc.vac_bc.real > TRIP_VAC_MAX) ) 
  { 
    VSI_FAST_STOP(); 
    main_fault_set(FAULT_SW_OVIN); 
  } 
  if (op_mode_vsi ==VSI_CV) 
  { 
    if ( (adc.vac_ac.real < TRIP_VAC_MIN) 
      || (adc.vac_bc.real < TRIP_VAC_MIN) ) 
    { 
      VSI_FAST_STOP(); 
      main_fault_set(FAULT_SW_UVIN); 
    } 
    // check for loss of input phase 
    vac_min = adc.vac_ac.real; 
    if (adc.vac_bc.real < vac_min) 
      vac_min = adc.vac_bc.real; 
 
    vac_max = adc.vac_ac.real; 
    max_phase = PH_CA; 
    if (adc.vac_bc.real > vac_max) 
    { 
      vac_max = adc.vac_bc.real; 
      max_phase = PH_BC; 
    } 
 
    if ( (vac_max > AC_DIFF_MIN) 
      && (vac_min < AC_DIFF_LIM*vac_max) ) 
    { 
      if (fuse_fail_count < FUSE_FAIL_COUNT_MAX) 
      { 
        fuse_fail_count++; 
      } 
      else 
      { 
        VSI_FAST_STOP(); 
        GrabRun(); 
        switch (max_phase) 
        { 
          case PH_BA: 
            main_fault_set(FAULT_C_PH_FUSE); 
          break; 
          case PH_CA: 
            main_fault_set(FAULT_B_PH_FUSE); 
          break; 
          case PH_BC: 
            main_fault_set(FAULT_A_PH_FUSE); 
          break; 
        } 
      } 
    } 
    else if (fuse_fail_count > 0) 
    { 
      fuse_fail_count--; 
    } 
  } 
  if (adc.vhi.real > 50.0) 
  { 
    mid_ratio = adc.vhi_mid.real / adc.vhi.real; 
    if ( (mid_ratio < 0.3) || (mid_ratio > 0.7) ) 
    { 
      main_fault_set(FAULT_VDC_BUS); 
    } 
  } 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function initialises the VSI switching and hardware interrupts. It: 
\li Sets the output pins on the DSP to PWM mode 
\li Sets up timer 1 for the PWM carrier 
\li Sets up timer 2 to trigger the ADC conversions 
\li Sets up hardware over current interrupt XINT1 
\li Sets up hardware over Vdc interrupt on XINT2 
\li Maps the interrupt vectors to the appropriate ISRs 
\li Enables the individual interrupts 
\li Starts the timers 




\li 22/06/06 PM - initial creation (derived from k:startup.c) 
\li 23/10/08 AM - enabled deadtime at 3.2us 
\li 01/05/09 AM - reduced dead time to 2.56us 
\li 01/05/09 AM - reduced dead time to 1.92us 
\li 04/05/09 AM - reduced dead time to 1.49us 
\li 25/05/09 PM - increased dead time to 2.56us after testing failures 




// Disable CPU interrupts 
  DINT; 
 
  RESET_GATES(); 
//  RESET_PSSW_GATES(); 
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  EvaRegs.GPTCONA.all = 0x0000; 
  EvaRegs.EVAIMRA.all = 0x0000; 
  EvaRegs.EVAIFRA.all = BIT0; 
  EvaRegs.COMCONA.all = 0x0000; 
  EvaRegs.ACTRA.all = 0x0000; 
 
  EvbRegs.GPTCONB.all = 0x0000; 
  EvbRegs.EVBIMRA.all = 0x0000; 
  EvbRegs.EVBIFRA.all = BIT0; 
  EvbRegs.COMCONB.all = 0x0000; 
  EvbRegs.ACTRB.all = 0x0000; 
 
  EvaRegs.T1CON.all = 0x0000; 
  EvaRegs.T2CON.all = 0x0000; 
  EvaRegs.T1CNT = 0x0000; 
  EvaRegs.T2CNT = 0x0000; 
 
  EvbRegs.T3CON.all = 0x0000; 
  EvbRegs.T4CON.all = 0x0000; 
  EvbRegs.T3CNT = 0x0000; 
  EvbRegs.T4CNT = 0x0000; 
 
  EvaRegs.CAPCONA.all = 0x0000; 
  EvaRegs.CAPFIFOA.all = 0x0000; 
 
  EALLOW; 
  GpioMuxRegs.GPBDIR.bit.GPIOB8 = 0; // DIGIO7 is the PSSW gate fault input 
 
  //set up test points. 
  //first set up pins as outputs 
  GpioMuxRegs.GPFDIR.bit.GPIOF6 = 1;  //GPIOF6 configured as an output 
  GpioMuxRegs.GPBDIR.bit.GPIOB4 = 1;  //GPIOB4 configured as an output 
  //then set up as GPIO 
  GpioMuxRegs.GPFMUX.bit.CANTXA_GPIOF6 = 0; // enable GPIO pin 
  GpioMuxRegs.GPBMUX.bit.PWM11_GPIOB4 = 0;  // enable GPIO pin 
 
  // set up VSI outputs 
  GpioMuxRegs.GPAMUX.bit.PWM1_GPIOA0 = 1; // enable PWM1 pin  - Phase A 
  GpioMuxRegs.GPAMUX.bit.PWM2_GPIOA1 = 1; // enable PWM2 pin  - Phase A 
  GpioMuxRegs.GPAMUX.bit.CAP1Q1_GPIOA8 = 1; // enable CAP1 pin 
  GpioMuxRegs.GPDQUAL.bit.QUALPRD = 6; // 500ns qualification period 
  GpioMuxRegs.GPBMUX.bit.PWM7_GPIOB0 = 1; // enable PWM7 pin  - Phase C 
  GpioMuxRegs.GPBMUX.bit.PWM8_GPIOB1 = 1; // enable PWM8 pin  - Phase C 
  GpioMuxRegs.GPBMUX.bit.PWM9_GPIOB2 = 1; // enable PWM9 pin 
  GpioMuxRegs.GPBMUX.bit.PWM10_GPIOB3 = 1;  // enable PWM10 pin 
  EDIS; 
 
  // Timer 1 produces the PWM carrier for the active rectifier 
  EvaRegs.T1PR = PERIOD; 
  // Timer 2 produces the ADC trigger 
  EvaRegs.T2PR = PERIOD - 1; 
  // Timer 3 produces the PWM carrier for the dc-dc converter 
  EvbRegs.T3PR = PERIOD; 
 
  // Reset CMPRx 
  EvaRegs.CMPR1 = PERIOD_2;     // 50% duty cycle for VSI 
  EvbRegs.CMPR4 = PERIOD_2; 
  EvbRegs.CMPR5 = PERIOD_2; 
 
  /*  DBT   DBTPS   time 
    9   2     0.24 
    9   3     0.48 
    9   4     0.96 
    7   5     1.49 
    9   5     1.92 
    12    3     0.64 
    12    5     2.56 
    15    5     3.2 
    deadtime = 2^DBTPS * DBT / clock freq (150M) 
  */ 
  // Deadband Phase A and B 
  EvaRegs.DBTCONA.bit.DBT = 9; 
  EvaRegs.DBTCONA.bit.DBTPS = 4; 
  EvaRegs.DBTCONA.bit.EDBT1 = 1; 
 
  // Deadband Phase C 
  EvbRegs.DBTCONB.bit.DBT = 9; 
  EvbRegs.DBTCONB.bit.DBTPS = 4; 
  EvbRegs.DBTCONB.bit.EDBT1 = 1; 
  EvbRegs.DBTCONB.bit.EDBT2 = 1; 
 
 
  // Setup and load GPTCONA 
  EvaRegs.GPTCONA.bit.T2TOADC = 1;  // underflow int flag starts ADC 
  EvaRegs.GPTCONA.bit.TCMPOE = 1;   // Timer 1&2 compare output enable 
 
  // Setup and load COMCONA 
  EvaRegs.COMCONA.bit.ACTRLD = 2;   // reload ACTR on immediately 
  EvaRegs.COMCONA.bit.SVENABLE = 0; // disable space vector PWM 
  EvaRegs.COMCONA.bit.CLD = 1;    // reload on underflow or period match 
  EvaRegs.COMCONA.bit.FCOMPOE = 1;  // full compare enable 
  EvaRegs.COMCONA.bit.CENABLE = 1;  // enable compare operation 
 
  // Setup and load COMCONB 
  EvbRegs.COMCONB.bit.ACTRLD = 2;   // reload ACTR immediately 
  EvbRegs.COMCONB.bit.SVENABLE = 0; // disable space vector PWM 
  EvbRegs.COMCONB.bit.CLD = 1;    // reload on underflow or period match 
  EvbRegs.COMCONB.bit.FCOMPOE = 1;  // full compare enable 
  EvbRegs.COMCONB.bit.CENABLE = 1;  // enable compare operation 
 
  // Capture 1 gets Timer 2 on rising edge 
  EvaRegs.CAPCONA.bit.CAPRES = 1;   // Release from reset 
  EvaRegs.CAPCONA.bit.CAP1EDGE = 1;   // Rising edge on capture 1 
  EvaRegs.CAPCONA.bit.CAP12EN = 1;  // Enable captures 1 and 2 
  EvaRegs.CAPCONA.bit.CAP12TSEL = 0;  // Based on Timer 2 
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  EvaRegs.EVAIMRA.all = 0;      // disable all interrupts 
  EvaRegs.EVAIMRA.bit.PDPINTA = 1;  // enable interrupt on pdpinta 
  EvaRegs.EVAIFRA.bit.PDPINTA = 1;  // clear interrupt flag 
  EvbRegs.EVBIMRA.bit.PDPINTB = 1;  // enable interrupt on pdpintb 
  EvbRegs.EVBIFRA.bit.PDPINTB = 1;  // clear interrupt flag 
 
// Configure XINT1 for rising edge triggered interrupt (over current) 
  XIntruptRegs.XINT1CR.bit.POLARITY = 1; 
  XIntruptRegs.XINT1CR.bit.ENABLE = 1; 
 
// Configure XINT2 for rising edge triggered interrupt (Vdc over voltage) 
  XIntruptRegs.XINT2CR.bit.POLARITY = 1; 
  XIntruptRegs.XINT2CR.bit.ENABLE = 1; 
 
// Map interrupt vectors to ISR functions 
  EALLOW; 
  PieVectTable.PDPINTA = &isr_pdpint; 
  PieVectTable.PDPINTB = &isr_pdpint; 
  PieVectTable.ADCINT = &isr_pwm; 
  PieVectTable.XINT1 = &isr_over_current; 
  PieVectTable.XINT2 = &isr_over_voltage; 
  EDIS; 
 
// Enable PDPINTA in PIE: Group 1 interrupt 1 
  PieCtrlRegs.PIEIER1.bit.INTx1 = 1; 
// Enable PDPINTB in PIE: Group 1 interrupt 2 
  PieCtrlRegs.PIEIER1.bit.INTx2 = 1; 
// Enable XINT1 in PIE: Group 1 interrupt 4 
  PieCtrlRegs.PIEIER1.bit.INTx4 = 1; 
// Enable XINT2 in PIE: Group 1 interrupt 5 
  PieCtrlRegs.PIEIER1.bit.INTx5 = 1; 
// Enable ADC interrupt in PIE: Group 1 interrupt 6 
  PieCtrlRegs.PIEIER1.bit.INTx6 = 1; 
 
  IER |= M_INT1; // Enable CPU Interrupts 1,2|M_INT2 
 
  EINT; 
 
  AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Acknowledge interrupt to PIE 
 
  /* Setup and load T3CON to start operation */ 
  EvbRegs.T3CON.bit.TMODE = 1;    // continuous up/down count mode 
  EvbRegs.T3CON.bit.TPS = 0;      // input clock prescaler 
  EvbRegs.T3CON.bit.TECMPR = 1;   // enable time compare 
  EvbRegs.T3CNT = 0x0001;       // preload to sync with timer 1 
 
  /* Setup and load T2CON to start with timer 1 */ 
  EvaRegs.T2CON.bit.TMODE = 2;    // continuous up count mode 
  EvaRegs.T2CON.bit.TPS = 0;      // input clock prescaler 
  EvaRegs.T2CON.bit.T2SWT1 = 1;   // enable timer from timer 1 enable 
 
  /* Setup and load T1CON to start operation */ 
  EvaRegs.T1CON.bit.TMODE = 1;    // continuous up/down count mode 
  EvaRegs.T1CON.bit.TPS = 0;      // input clock prescaler 
  EvaRegs.T1CON.bit.TECMPR = 1;   // enable time compare 
  EvaRegs.T1CON.bit.TENABLE = 1;    // enable timer 
 
  // enable timer 3 as close as possible to timer 1 
  EvbRegs.T3CON.bit.TENABLE = 1;    // enable timer3 
 
  ENABLE_GATES(); 
} /* end pwm_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This functions initialises the ADC unit to: 
\li Trigger a conversion sequence from timer 2 underflow 
\li Convert the appropriate ADC channels 
 
Result registers as follows: 
- E13 VSI Board Structure 
\li ADCRESULT0  = ADCINA0 iac_a 
\li ADCRESULT1  = ADCINB0 unused 
\li ADCRESULT2  = ADCINA1 iac_b 
\li ADCRESULT3  = ADCINB1 vac_bc 
\li ADCRESULT4  = ADCINA2 unused 
\li ADCRESULT5  = ADCINB2 vac_ac 
\li ADCRESULT6  = ADCINA3 unused 
\li ADCRESULT7  = ADCINB3 vhi_mid 
\li ADCRESULT8  = ADCINA4 unused 
\li ADCRESULT9  = ADCINB4 vhi 
\li ADCRESULT10 = ADCINA5 unused 
\li ADCRESULT11 = ADCINB5 unused 
\li ADCRESULT12 = ADCINA6 yHA 
\li ADCRESULT13 = ADCINB6 yHB 
\li ADCRESULT14 = ADCINA7 yLA 





\li 22/06/05 AM - initial creation (derived from k:startup.c) 
\li 22/06/06 PM - modified for multiple sampling of channels 
\li 02/02/10 PM - No modification required for 30kW V2 battery charger 
\li 17/03/11 PM - Modified to suit the 5kW Active Rectifier 




  AdcRegs.ADCMAXCONV.all = 0x0007;    // Setup 8 conv's on SEQ1, SEQ2 
  AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0;  // Setup ADCINA/B0 as 1st conv. 
  AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1;  // Setup ADCINA/B1 as 2nd conv. 
  AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2;  // Setup ADCINA/B2 as 3rd conv. 
  AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3;  // Setup ADCINA/B3 as 4th conv. 
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  AdcRegs.ADCCHSELSEQ2.bit.CONV04 = 0x4;  // Setup ADCINA/B4 as 5th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV05 = 0x5;  // Setup ADCINA/B5 as 6th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV06 = 0x6;  // Setup ADCINA/B6 as 7th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV07 = 0x7;  // Setup ADCINA/B7 as 8th conv. 
  AdcRegs.ADCTRL1.bit.ACQ_PS = 1;     // lengthen acq window size 
  AdcRegs.ADCTRL1.bit.SEQ_CASC = 1;   // cascaded sequencer mode 
  AdcRegs.ADCTRL2.bit.EVA_SOC_SEQ1 = 1; // EV manager start 
  AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // enable interrupt 
  AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0; // int at end of every SEQ1 
  AdcRegs.ADCTRL3.bit.SMODE_SEL = 1;    // simultaneous sampling mode 
  AdcRegs.ADCTRL3.bit.ADCCLKPS = 0x04;  // ADCLK = HSPCLK/8 (9.375MHz) 
} /* end adc_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 








//  char 
//    str[60]; 
  double 
    yHA = 0.0, 
    yLA, 
    yHB, 
    yLB; 
 
  yHA = (double)adc.yHA.dc_sum_bak/(double)ADC_COUNT_CAL; 
  yLA = (double)adc.yLA.dc_sum_bak/(double)ADC_COUNT_CAL; 
  yHB = (double)adc.yHB.dc_sum_bak/(double)ADC_COUNT_CAL; 
  yLB = (double)adc.yLB.dc_sum_bak/(double)ADC_COUNT_CAL; 
 
  cal_gain_A = (xH - xL)/(yHA - yLA); 
  cal_offset_a = yLA * cal_gain_A - xL; 
 
  cal_gain_B = (xH - xL)/(yHB - yLB); 
  cal_offset_b = yLB * cal_gain_B - xL; 
 
  // sanity check on gains 
  if (   ( (cal_gain_A > 0.95) && (cal_gain_A < 1.05) ) 
    && ( (cal_gain_B > 0.95) && (cal_gain_B < 1.05) ) 
    && ( (cal_offset_a > -80.0) && (cal_offset_a < 80.0) ) 
    && ( (cal_offset_b > -80.0) && (cal_offset_b < 80.0) ) ) 
  { 
    cal_gainA = (int16)(cal_gain_A*(double)(1<<14)); 
    cal_gainB = (int16)(cal_gain_B*(double)(1<<14)); 
    cal_offsetA = (int16)cal_offset_a; 
    cal_offsetB = (int16)cal_offset_b; 
  } 
//  sprintf(str,"cal:gA=%.3f,oA=%5.1f, gB=%.3f,oB=%5.1f\n",cal_gain_A, 
//          cal_offset_a,cal_gain_B,cal_offset_b); 
//  puts_COM0(str); 
} /* end adc_calibrate */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called every ~20ms to perform the RMS calculations and scale 
the analog quantities to Amps for use in the background. 
 
While the calibration is not complete, the dc offset in the AC current is 
passed through a decaying average filter. This is converted to an offset in 





\li 11/01/07 AM - initial creation 
\li 15/02/10 AM - added calibration for Iac dc offsets 
*/ 
#define IAC_DC_AVG      0.4 
void adc_scale_rms(void) 
{ 
  static double 
    iac_a_dc = 0.0,   ///< iac_a DC offset in ADC counts 
    iac_b_dc = 0.0,   ///< iac_b DC offset in ADC counts 
    i_dg_dc  = 0.0; 
  static Uint16 
    cal_counter = 0; 
  double 
    val, 
    ia_dc, 
    ib_dc, 
    idg_dc, 
    vac_adc, 
    vbc_adc; 
 
  // calculate Iac RMS quantity 
  ia_dc = (double)adc.iac_a.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.iac_a.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - ia_dc*ia_dc; 
  if (val < 0.0) 
    val = 0.0; 
  adc.iac_a.real = ADC_IPH_SC * sqrt(val); 
 
  ib_dc = (double)adc.iac_b.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.iac_b.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - ib_dc*ib_dc; 
  if (val < 0.0) 
    val = 0.0; 
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  adc.iac_b.real = ADC_IPH_SC * sqrt(val); 
 
  idg_dc = (double)adc.i_dg.dc_sum_bak/(double)adc.count_rms_bak; 
    val = (double)adc.i_dg.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
            / (double)adc.count_rms_bak - idg_dc*idg_dc; 
  if (val < 0.0) 
    val = 0.0; 
  adc.i_dg.real = ADC_IPH_SC * sqrt(val); 
 
  // calculate Vac RMS quantity 
  val = (double)adc.vac_ac.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.vac_ac.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - val*val; 
  if (val < 0.0) 
    val = 0.0; 
  vac_adc = sqrt(val); 
  adc.vac_ac.real = ADC_VAC_SC * vac_adc; 
 
  val = (double)adc.vac_bc.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.vac_bc.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - val*val; 
  if (val < 0.0) val = 0.0; 
  vbc_adc = sqrt(val); 
  adc.vac_bc.real = ADC_VAC_SC * vbc_adc; 
 
  val = (double)adc.vac_ab.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.vac_ab.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - val*val; 
  if (val < 0.0) 
    val = 0.0; 
  adc.vac_ab.real = ADC_VAC_SC * sqrt(val); 
 
  // calculate real power quantity by averaging sum 
  val = (double)(1<<ADC_RMS_PS) * (double)adc.p_total.rms_sum_bak 
        / (double)adc.count_rms_bak; 
  adc.p_total.real = ADC_VAC_SC * ADC_IPH_SC * val; 
 
  // calculate reactive power quantity by averaging sum 
  val = (double)(1<<ADC_RMS_PS) * (double)adc.q_total.rms_sum_bak 
        / (double)adc.count_rms_bak; 
  //adc.q_total.real = (ADC_VAC_SC * ADC_IPH_SC * val)/__SQRT3; 
 
  // apparent power - May need to put in a sign change for the vac_ac calculation 
  adc.p_va = adc.vac_ac.real * adc.iac_a.real 
          + adc.vac_bc.real * adc.iac_b.real; 
  if (adc.p_va < 0.0) 
    adc.p_va = -adc.p_va; 
 
  if (cal_mode == CAL_INIT) 
  { 
    adc.iac_a_dc = 0; 
    adc.iac_b_dc = 0; 
    adc.i_dg_dc  = 0; 
 
    iac_a_dc = 0.0; 
    iac_b_dc = 0.0; 
    i_dg_dc  = 0.0; 
 
    cal_counter = 0; 
    cal_mode = CAL_AVG; 
  } 
  else if (cal_mode == CAL_AVG) 
  { 
    iac_a_dc = (1.0-IAC_DC_AVG)*iac_a_dc + IAC_DC_AVG*ia_dc; 
    iac_b_dc = (1.0-IAC_DC_AVG)*iac_b_dc + IAC_DC_AVG*ib_dc; 
    i_dg_dc  = (1.0-IAC_DC_AVG)*i_dg_dc + IAC_DC_AVG*idg_dc; 
 
    cal_counter++; 
    if (cal_counter >= 150) 
    { 
      adc.iac_a_dc = (int16)(iac_a_dc + 0.5); 
      adc.iac_b_dc = (int16)(iac_b_dc + 0.5); 
      adc.i_dg_dc  = (int16)(i_dg_dc + 0.5); 
      cal_mode = CAL_DONE; 
    } 
  } 
} /* end adc_scale_rms */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called every 200ms to perform the RMS calculations on the 
input AC voltage signals and average the DC signals. The analog quantities are 








  // calculate filtered DC values 
  adc.vhi.real = ADC_VDC_SC * (double)adc.vhi.dc_sum_bak 
          / (double)COUNT_DC_IN; 
  adc.vhi_mid.real = ADC_VDC_SC * (double)adc.vhi_mid.dc_sum_bak 
          / (double)COUNT_DC_IN; 
 




      pll.omega = 314; 
      pll.w_sqr_pll = DEF_W_SQR; 
      pll.alpha_int = 0; 
      pll.beta_int = 0; 
      pll.alpha_int2 = 0; 
 253 
      pll.beta_int2 = 0; 
      pll.alpha_pos = 0; 
      pll.beta_pos = 0; 
      pll.Ed = 0; 
      pll.Eq = 0; 
      pll.err_k = 0; 
      sin_val = 0; 
      cos_val = 0; 
      pll.w_fund = 0; 
      norm_lpf = 314; 
      pll.prop_pll = 0; 
      pll.int_sum_pll = 0; 
      theta_pll = 0; 
      index = 0; 
      index_a = 0; 
      index_b = 0; 
      phase_a_comp = phase_step; 
      iac_a.err_int_sum  = 0; 
      iac_a.err_int_sum2 = 0; 
      iac_a.err_int_sum4 = 0; 
      iac_a.err_int_sum6 = 0; 
      iac_b.err_int_sum  = 0; 
      iac_b.err_int_sum2 = 0; 
      iac_b.err_int_sum4 = 0; 
      iac_b.err_int_sum6 = 0; 
} 
 
// end vsi.c 







EXPERIMENTAL CODE  
(INTEGRATED FREQUENCY) 
This section contains the experimental code for L filtered system with integrated 
frequency tracking. The simulation PSIM host code is essentially equivalent to A.1 with 
the directories and variables changed.  
/** 
\file vsi.h 
\brief ny5kW (inverter configuration stage) using the CPT-E13 
 
\par Developed By: 
  Creative Power Technologies, (C) Copyright 2011 
\author A. McIver 
\par History: 
\li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.h 
\li 25/07/07 AM - added fault definitions 
\li 04/10/07 AM - updated documentation 
\li 11/04/08 PM - Ported to 30kW battery charger 
\li 16/04/09 PM - Release as V1.05 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 17/03/11 PM - Started Port to NY 5kW Active Rectifier 







/** @name Active Rectifier operating states */ 
//@{ 
#define ST_VSI_UV     0 ///< AC under voltage wait 
#define ST_VSI_CHARGE   1 ///< Vhi DC bus is charging 
#define ST_VSI_STOP     2 ///< rectifier is waiting for start signal 
#define ST_VSI_RAMP     3 ///< rectifier is ramping up to target output 
#define ST_VSI_RUN      4 ///< rectifier is operating normally 
#define ST_VSI_FAULT    5 ///< rectifier is in a fault condition 
#define ST_VSI_ERROR    6 ///< rectifier is in an unknown condition 
#define ST_VSI_INIT     7 ///< rectifier is in initialization state 
#define ST_VSI_CAL      8 ///< rectifier is in calibration state 
#define ST_VSI_CAL_IAC    9 ///< rectifier is in calibrate Iac state 
#define ST_VSI_SEQ      10  ///< rectifier is in check phase sequence state 
#define ST_VSI_CNTCR    11  ///< rectifier is in contactor close state 
#define ST_VSI_START    12  ///< rectifier is in VSI start State 




/** @name Active Rectifier Operating Modes */ 
//@{ 
#define VSI_CV        0 ///< constant voltage mode 
#define VSI_OL        1 ///< open loop mode 








/// VSI state machine 
void vsi_state_machine(void); 
 
/// Enable vsi switching (assuming no faults). 
void vsi_enable(void); 
 
/// Disable active rectifier switching. 
void vsi_disable(void); 
 
/// Set the operating mode for the vsi 
void vsi_set_mode(Uint16 mode); 
 
/// Returns the operating mode for the active rectifer 
Uint16 vsi_get_mode(void); 
 
/// Check for faults. Returns 0 for stopped, 1 for running, -1 for faulted. 
int16 vsi_get_status(void); 
 
/// Checks the slow speed faults 
Uint32 vsi_check_fault(void); 
 




/// Set the target d & q axis AC current for open loop operation 
void vsi_set_id(Uint16 id); 
void vsi_set_iq(double iq); 
void vsi_set_idstep(int16 idst); 
 
/// Set the target Vhi DC bus voltage 
void vsi_set_vhi(Uint16 v); 
 
/// Set the target modulation depth 
void vsi_set_mod(double mod); 
 
/// Set the step change flag for testing 
void vsi_set_step(Uint16 stepp); 
 
/// Returns the target AC current 
double vsi_get_iac_ref(void); 
 
/** @name Measurement retrieval functions */ 
//@{ 
Uint16 vsi_get_vhi(void);       ///< returns Vdc in Volts 
Uint16 vsi_get_vhi_mid(void);   ///< returns bus mid point in Volts 
Uint16 vsi_get_vac(Uint16 phase);   ///< returns Vrms in Volts 
Uint16 vsi_get_iac(Uint16 phase);   ///< returns Arms in tenths of an Amp 
int16 vsi_get_p(void);  ///< returns output real power in W 
int16 vsi_get_q(void);  ///< returns output reactive power in VAr 
Uint16 vsi_get_va(void);  ///< returns output VA in VA 










/// ADC channel type 
/** This structure hold variables relating to a single ADC channel. These 




  int16 
    raw,      ///< raw ADC result from last sampling 
    filt;       ///< decaying average fast filter of raw data 
  int32 
    rms_sum,    ///< interrupt level sum of data 
    rms_sum_bak,  ///< background copy of sum for averaging 
    dc_sum,     ///< interrupt level sum 
    dc_sum_bak;   ///< background copy of sum for processing 
  double 






  int16 
    raw_hi,       ///< raw ADC result from last hi sampling 
    raw_lo,       ///< raw ADC result from last lo sampling 
    filt;       ///< decaying average fast filter of raw data 
  int32 
    rms_sum,    ///< interrupt level sum of data 
    rms_sum_bak,  ///< background copy of sum for averaging 
    dc_sum,     ///< interrupt level sum 
    dc_sum_bak;   ///< background copy of sum for processing 
  double 
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/// ADC storage type 
/** This structure holds all the analog channels and some related variables 
for the averaging and other processing of the analog inputs. There are also 
virtual channels for quantities directly calculated from the analog inputs. 
 
There are two separate RMS calculations. The output AC currents are calculated 
every fundamental cycle based on the VSI phase variable. The input AC voltages 
are calculated every 0.2 seconds (~10 fundamental cycles). This is because the 
input AC is not synchronous with the VSI. The maximum error over 10 cycles is 
+/-2.5%. The DC bus voltage and output DC voltage and current and power are 
also calculated at this rate. */ 
typedef struct 
{ 
  Uint16 
    count_cal,    ///< counter for low speed calibration summation 
    count_rms,    ///< counter for full fund. period for RMS calculations 
    count_rms_bak,  ///< background copy of RMS counter 
    count_rms_in, ///< counter for input RMS calculations 
    flag_cal,     ///< flag set to trigger background calibration averaging 
    flag_rms,     ///< flag set to trigger background RMS averaging 
    flag_rms_in;  ///< flag set to trigger background RMS averaging 
  int16 
    iac_a_dc,   ///< Iac A phase dc offset in ADC counts 
    iac_b_dc,   ///< Iac B phase dc offset in ADC counts 
    i_dg_dc;    ///< Iac B phase dc offset in ADC counts 
  type_adc_ch_hl 
    vhi,      ///< DC intermediate (input) voltage 
    vhi_mid,    ///< DC intermediate (input) midpoint voltage 
    vac_ac,     ///< meas line to line AC input voltage 
    vac_bc;     ///< meas line to line AC input voltage 
  type_adc_ch 
    vac_ab,     ///< calc line to line AC input voltage 
    iac_a,      ///< A phase AC input current 
    iac_b,      ///< B phase AC input current 
    i_dg,       ///< output AC input current 
    p_total,    ///< total real power calculation 
    q_total,    ///< total reactive power calculation 
    yHA,      ///< bank A high reference 
    yLA,      ///< bank A low reference 
    yHB,      ///< bank B high reference 
    yLB;      ///< bank B low reference 
  double 




/// Control loop type 
/** This structure holds variables relating to a PI control loop. */ 
typedef struct 
{ 
  int16 
    ref_adc,    ///< reference quantity set by background in ADC counts 
    targ_adc,   ///< target set by ramp or other control in ADC counts 
    err,      ///< error in ADC counts 
    Kp,       ///< proportional gain 
    Ki;       ///< integral gain 
  Uint16 
    overflow,   ///< flag set if output overflows 
    underflow;    ///< flag set if output underflows 
  int32 
    err_prop,   ///< proportional error term 
    err_int,    ///< integral error term 
    err_int2,///< integral error term 
    err_int3,///< integral error term 
    err_int4,///< integral error term 
    err_diff_sum,///< integral error term 
    err_diff_sum1,///< integral error term 
    err_diff_sum2,///< integral error term 
    err_diff_sum3,///< integral error term 
    err_int_sum,  ///< summation of integral error term 
    err_int_sum1,///< summation of integral error term 
    err_int_sum2,///< summation of integral error term 
    err_int_sum3,///< summation of integral error term 
    err_int_sum4,///< summation of integral error term 
    err_int_sum5,///< summation of integral error term 
    err_int_sum6,///< summation of integral error term 
    err_int_sum7,///< summation of integral error term 
    beta_est, 






  int16 
    ref_adc,    ///< reference quantity set by background in ADC counts 
    targ_adc,   ///< target set by ramp or other control in ADC counts 
    err,      ///< error in ADC counts 
    Kp,       ///< proportional gain 
    Ki;       ///< integral gain 
  Uint16 
    overflow,   ///< flag set if output overflows 
    underflow;    ///< flag set if output underflows 
  int32 
    err_prop,   ///< proportional error term 
    err_int,    ///< integral error term 
    err_int2,///< integral error term 
    err_int3,///< integral error term 
    err_int4,///< integral error term 
 258 
    err_diff_sum,///< integral error term 
    err_diff_sum1,///< integral error term 
    err_diff_sum2,///< integral error term 
    err_diff_sum3,///< integral error term 
    err_int_sum,  ///< summation of integral error term 
    err_int_sum1,///< summation of integral error term 
    err_int_sum2,///< summation of integral error term 
    err_int_sum3,///< summation of integral error term 
    err_int_sum4,///< summation of integral error term 
    err_int_sum5,///< summation of integral error term 
    err_int_sum6,///< summation of integral error term 
    err_int_sum7,///< summation of integral error term 
    beta_est, 






  int32 
    Ed,   ///< 
    Eq;   ///< 
 
  int32 
    alpha_targ,   ///< integral error term 
    beta_targ, 
    omega, 
    w_sqr_fll, 
    prop_pll, 
    alpha_x, 
    beta_y, 
    alpha_meas, 








  vhi; 
 
extern type_pr_control 
  iac_a, iac_b; 
extern Uint16 
  ZX_seen, 
  in_sync, 
  ZX_in_sync, 
  ZX_state, 
  ZX_count, 
  ZX_cycles, 
  ZX_sum; 
 
extern Uint32 
  phase_step; 
 
extern int16 
  ZX_time; 
 
extern int32 
  zx_offset, 
  ZX_time_phase, 
  ZX_phase_scale, 
  ZX_phase_err, 
  ZX_err_sum; 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\file 
\brief NY 5kVA INV (Grid Connected Inverter) using the CPT-E13 
 
The 3 Phase Inverter can run in current mode, following an AC current 
reference, or voltage mode, running an outer DC bus (Vhi) voltage control loop 
that produces a demanded AC current. The AC current regulator is a P+resonant 
controller. 
 
The unit is capable of bi-directional current flow from a demanded id or iq 
reference. The DC bus is designed to interface to a DC Module, such as the 
Bi-directional battery charger, PV or FC Modules. These modules are responsible 
for maintaining the DC bus voltage when a current is requested for the inverter 
module. 
 
The default communications interface is via R485 Modbus. 
 
<IMG SRC="..\NY_vsi.gif" borders="0" ALT=""> 
 
\par Developed By: 
  Creative Power Technologies, (C) Copyright 2012-2014 
\author G. Holmes 
\author A. McIver 
\par History: 
\li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.c 
\li 04/10/07 AM - updated documentation 
\li 14/11/07 PM - Modified ac trip current to 130A - this included changing 
          circuit board resistors R29,R39,R40 to 3k9 
\li 09/04/08 PM - Ported to 30kW Battery Charger 
\li 16/04/09 PM - Release as V1.05 
\li 01/05/09 PM - Changed deadtime to 2.56us 
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\li 01/05/09 PM - Changed deadtime to 1.92us 
\li 04/05/09 PM - Changed deadtime to 1.49us 
\li 25/05/09 PM - Changed deadtime back to 2.56us after failure in testing 
\li 10/11/09 AM - Added DIP switch 1 disable check to earth fault detection 
\li 11/11/09 AM - Added Iac O/C event restart rather than inst. trip 
\li 22/12/09 AM - Removed Iac O/C event restart 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 25/08/10 PM - changed include file for lib_e01 to new structure 
\li 17/03/11 PM - Started Port to NY 5kW Active Rectifier 
\li 15/05/12 PM - Lint clean to remove unreferenced bits 
\li 05/12/12 PM - Modified to match changes made by DGH in Singapore to 
        - BUS_SHORT_DELAY and BUS_SHORT_V 
        - Mac modified the code to reflect the BUS_SHORT changes 4/12/12 
\li 15/01/14 PM - Added sign inversion for iac measurements for the version 2 
          LEM board. Handled with a compiler constant definition. 
\li 15/01/14 PM - Added compile time definitions for NY05 board (IAC reversal) 
\li 10/02/14 PM - Added comments for state diagram structures 
\li 27/02/14 PM - Added initialization values for the P+R controller to remove 
spikes 
\li 04/03/14 PM - Further investigation was required on the PR initialization. 
        - The implementation used in this code requires w_ts terms to be 
removed/added to the initialization. 
\li 26/06/14 PM - isr_pwm:Modified the .raw lines from the AdcRegs to be  
        explicitly cast to int16   
\li 31/10/14 PM - Modified to include both PDPINTA and PDPINTB trips 
\li 31/10/14 PM - redefined SOFT_CHARGE_TIME in .h file due to power limit in  
      soft charge resistors. now 5000 msec 
\li 31/10/14 PM - Added #ifdef for the DC BUS CHARGE voltage - must meet a  
      considerably higher value for the release software. This is again 
      based around the power limit for the soft charge resistors. Having a  
      5kW equivalent load on the DC bus is enough to cause the resistors 
      to smoke within 10 seconds. This is unlikely to ever be the case in 




  // compiler standard include files 
  #include <math.h> 
 
  // processor standard include files 
  #include <DSP281x_Device.h> 
  #include <bios0.h> 
 
  // common project include files 
 
  // local include files 
  #include "main.h" 
  #include "vsi.h" 
  #include "conio.h" 
  #include "para.h" 
  #include "para_v.h" 
  // board standard include files 
  #include <lib_da2810.h> 







/** @name Constants */ 
//@{ 
#define __SQRT2       1.414213562     ///< Sqrt(2), &radic;2 
#define __SQRT3       1.732050808     ///< Sqrt(3), &radic;3 
#define __PI        3.141592653     ///< PI, &pi; 
#define INV_SQRT3     0.577350269//37837 // 1.1565536/sqrt(3) 
#define INV2_SQRT3    1.154700538 
//@} 
 
/** @name Frequency Definitions */ 
//@{ 
/// make sure that PERIOD is even so PERIOD_2 is an integer 
#define PERIOD_2      ((Uint16)(HSPCLK/SW_FREQ_VSI/4.0)) 
#define PERIOD        (2*PERIOD_2) 
/// System switching frequency 
#define FSW_VSI       (HSPCLK/PERIOD/2) 
/// Interrupt frequency 
#define FINT_VSI      (2.0*FSW_VSI) 
#define VSI_FINT       FINT_VSI 
#define VSI_FINT_INT  ((Uint16)VSI_FINT) 
#define VSI_FINT_INT2 ((Uint16)(VSI_FINT-256)) 
 
 
#define PHASE_CNT_MAX   (int16)(0.98*(double)PERIOD) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name ADC averaging time */ 
//@{ 
#define ADC_CAL_TIME    0.5 ///< seconds 
#define ADC_COUNT_CAL   (Uint16)(ADC_CAL_TIME * FINT_VSI) 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// input RMS scaling 
#define ADC_RMS_PS      1 
#define ADC_DC_IN_PS    4 
 
#define DC_IN_TIME      0.2 ///< seconds 
#define COUNT_DC_IN   (Uint16)(DC_IN_TIME * FINT_VSI) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Calibration modes */ 
//@{ 
#define CAL_INIT      0 
#define CAL_AVG       1 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Sine Table Definitions between PSIM and Code */ 
//@{ 
//#ifdef PSIM_VERSION 
////===   SIMULATION VERSION VARIABLE DEFINITIONS 
////signed int psim_sine_table[1282]; 
//#define SINE_TABLE    psim_sine_table 
//#define COSINE_TABLE  psim_cosine_table 
//#else 
//===   HARDWARE VERSION VARIABLE DEFINITIONS 
#define SINE_TABLE    (signed int *)0x003ff000 ///< ptr to sine table in boot ROM 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Fault Thresholds */ 
//@{ 
/// instantaneous input AC overcurrent trip point 
#define TRIP_IAC_OC     15.0  ///< Amps 
#define VSI_TRIP_IAC_OC   (int16)(TRIP_IAC_OC/ADC_IPH_SC) ///< counts 
 
/// input AC voltage trip limits 
#if BUILD_TEST 
#define TRIP_VAC_MIN    20.0 ///< Volts 
#else 
#define TRIP_VAC_MIN    338.0 ///< Volts 
#endif 
#define TRIP_VAC_MAX    482.0 ///< Volts 
 
/// input AC hysteresis 
#define TRIP_VAC_HYST   5 ///< Volts 
 
/// Input voltage loss of phase 
#define AC_DIFF_LIM     0.7 
#define AC_DIFF_MIN     50.0 ///< Vl-l 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// Minimum Starting Voltage 
#define VDC_START     (TRIP_VAC_MIN*1.35 - 20)  ///< Volts 
#define VSI_VDC_START   (int16)(VDC_START/ADC_VDC_SC) ///< counts 
 
/// Minimum Contactor Closing Voltage 
#define VAC_MIN_CLOSE   TRIP_VAC_MIN  ///< Volts 
 
#ifdef BUILD_TEST 
/// Expected minimum bus volts BUS_SHORT_DELAY msec after starting to soft charge 
  #define BUS_SHORT_V   50.0 ///< Volts 
#else 
  #define BUS_SHORT_V   350.0 ///< Volts 
#endif 
/// Voltage difference before main contactor closing initiated. 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Start up Delays */ 
//@{ 
/// Delay in stop state before starting 
#define START_DELAY     1000 ///< msec 
/// Delay in cal state before starting 
#define CAL_DELAY     3000 ///< msec 
/// Time for DC bus to soft charge 
#define SOFT_CHARGE_TIME  5000 ///< msec 
/// Time remaining on soft charge watchdog timer to do check on DC bus short 
#define BUS_SHORT_DELAY   (SOFT_CHARGE_TIME - 1000) ///< msec 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name VSI Definitions */ 
//@{ 
#define MAX_TIME      (signed int)(PERIOD_2-6) 
 
/// The phase is scaled so that one fundamental is 2^32 counts. 
// cast to 64 bit for greater accuracy in subsequent calculations 
#define FUNDAMENTAL_COUNTS  (double)(4294967296.0) 
 
#define PHASE_STEP_SC   (FUNDAMENTAL_COUNTS/SW_FREQ_VSI/2.0) 
#define PHASE_STEP      (Uint32)(PHASE_STEP_SC*F_FREQ) 
 
/// phase angle between A and B phase for positive sequence 
#define PHASE_120_POS   (Uint32)(FUNDAMENTAL_COUNTS/3.0 + 0.5) 
/// phase angle between A and B phase for negative sequence 
#define PHASE_120_NEG   (Uint32)(FUNDAMENTAL_COUNTS/3.0*2.0 + 0.5) 
//30 degree offset for line-line measurement 
#define PHASE_30      (Uint32)(FUNDAMENTAL_COUNTS/12.0 + 0.5) 
//90 degree offset for reactive power 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Input AC Current Ramp Step Size Definitions */ 
//@{ 
/// AC current ramp step size (in Arms) must be >= 0.1 
#define STEP_IAC      0.1 
#define STEP_IAC_ADC    ((int16)(STEP_IAC / ADC_IPH_SC)) 
//@} 
 
/** @name Control Loop Constants Resonant Controller */ 
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//@{ 
/// supply freq in rad/s 
#define F_OMEGA       (2.0*__PI*F_FREQ) 
#define F_OMEGA_FLL   (1795.0) //Scaling factor 
//#define VHI_NOM     defined in main.h 
#define L_IN          (5.0e-3) ///< H//10e-3 
//#define L_2           (2.5e-3) ///< H//10e-3 
 
#define PH_MARGIN_DEG   60.0  ///< degrees 
#define PH_MARGIN     (PH_MARGIN_DEG*__PI/180.0) ///< radians 
#define TRANS_DELAY     (.75/FSW_VSI) ///< seconds 
 
//#define W_R           (11299.0)//(sqrt((L_IN+L_2)/(L_IN*L_2*C_F)))//For LCL 
filter gain calculation 
//#define W_CRIT        (0.6*W_R) ///< rad/s 
 
#define W_CRIT        ((__PI/2-PH_MARGIN)/TRANS_DELAY) ///< rad/s 
 
#define FIX_Q           9 
#define FIX_Q_SCALE         512.0   ///< (1<<FIX_Q) 
#define SMALL_Q           13 
#define SMALL_Q_SCALE       (8192.0)  ///< (1<<SMALL_Q) 
 
///omega fundamental scale constant 
#define W_TS_CONST   
(2.0*__PI*2.0*__PI*VSI_FINT/FUNDAMENTAL_COUNTS/FUNDAMENTAL_COUNTS) 
#define W_NOM_CONST  (FUNDAMENTAL_COUNTS/2.0*__PI) 
 
 
#define W_SQR        ((double)PHASE_STEP*(double)PHASE_STEP*W_TS_CONST) 
#define W_FUND        ((double)PHASE_STEP/W_NOM_CONST) 
#define W_SQR_FLL     (VSI_FINT/SW_FREQ_VSI/2.0/SW_FREQ_VSI/2.0) 
#define W_SQR_FLL2    (VSI_FINT/SW_FREQ_VSI/2.0) 
 
//Harmonics 
#define W_SQR_5th     ((double)PHASE_STEP*(double)PHASE_STEP*25.0*W_TS_CONST) 
#define W_SQR_7th     ((double)PHASE_STEP*(double)PHASE_STEP*49.0*W_TS_CONST) 
#define W_SQR_11th    ((double)PHASE_STEP*(double)PHASE_STEP*121.0*W_TS_CONST) 
 
/// Proportional gain 
 
#define KP_IAC            (W_CRIT*(L_IN)/(VHI_NOM/2)) 
//#define KP_IAC            (W_CRIT*(L_IN+L_2)/(VHI_NOM/2)) 
/// Integral time 
#define TINT_IAC          (10.0/W_CRIT) 
 
#define P_SHIFT_IAC     10 
#define DEF_KP_IAC      ((int16)(KP_IAC*ADC_IAC_SC*PERIOD_2*(1L<<P_SHIFT_IAC))) 
 
 
#define DEF_VHI         ((int16)(VHI_NOM*(1L<<P_SHIFT_IAC))) 
 
/// Scaled integral gain 
 
#define I_SHIFT_IAC      14 
#define DEF_KI_IAC       ((int16)(1.0/FINT_VSI/TINT_IAC*(1L<<I_SHIFT_IAC))) 
 
/// Scaled Resonant gain 
#define I_SHIFT_RES     4 
#define W_SHIFT_RES     5 
#define W_SHIFT_FUND    14 
 
#define DEF_KI_RES      ((int16)((1.0/(TINT_IAC))*(1L<<I_SHIFT_RES))) 
#define DEF_RES_5th     ((int16)(((1.0/(TINT_IAC*3.0)))*(1L<<I_SHIFT_RES))) 
#define DEF_RES_7th     ((int16)(((1.0/(TINT_IAC*3.0)))*(1L<<I_SHIFT_RES))) 
#define DEF_RES_11th    ((int16)(((1.0/(TINT_IAC*3.0)))*(1L<<I_SHIFT_RES))) 
 
 
#define DEF_W_SQR       ((int16)(W_SQR*(1L<<W_SHIFT_RES))) 
#define DEF_W_FUND      ((int16)(W_FUND*(1L<<W_SHIFT_FUND))) 
 
#define DEF_W_SQR_5th   ((int16)(W_SQR_5th*(1L<<W_SHIFT_RES))) 
#define DEF_W_SQR_7th   ((int16)(W_SQR_7th*(1L<<W_SHIFT_RES))) 
#define DEF_W_SQR_11th  ((int16)(W_SQR_11th*(1L<<W_SHIFT_RES))) 
#define DEF_W_RES       ((int16)(5)) 
 
#define VAC_MAX_VOLTS     (VHI_NOM/1.732) 
#define VAC_MAX         ((int16)(VAC_MAX_VOLTS/ADC_VAC_SC)) 
 
#ifdef BUILD_TEST 
  #define V_NOM_PK        ((int16)(337/ADC_VAC_SC)) 
//  #define V_NOM_PK        ((int16)(320/ADC_VAC_SC)) 
#else 
  #define V_NOM_PK        ((int16)(337/ADC_VAC_SC)) 




#define COMP_SHIFT      5 
#define VDC_COMP_SC     (int32)(PERIOD*ADC_VAC_SC/ADC_VDC_SC \ 
                        *(1L<<COMP_SHIFT)) 
 
 
//#define VDC_COMP_SC     (int32)(PERIOD/ADC_VDC_SC*(1L<<COMP_SHIFT)) 
 
#define MIN_VDC_COMP      60.0 // V 
#define MIN_ADC_VDC_COMP  ((int16)(MIN_VDC_COMP/ADC_VDC_SC)) 
 
#define VHI_NOM_COUNT     ((VHI_NOM)/ADC_VDC_SC) 
#define VHI_NOM_COUNT_FIX ((int32)(VHI_NOM_COUNT*FIX_Q_SCALE)) 
 
/// Initialisation scaling constant for resonant variables 
/// Scaling Factor for the int2a_init value 
/// Original Expression - gives shift error so shifts combined: 




#define RES_VAR_SC      (-__SQRT2/__SQRT3*2*ADC_VDC_SC*FINT_VSI/VHI_NOM \ 
                          *2*__PI*PHASE_STEP*(double)(1L>>(32-FIX_Q))) 
 
 
/// Scaling Factor for the int1b_init value 
/// Note that the w_ts factor included in the RES_VAR_SC has to be removed from 
this calculation 
/// Original Expression - gives shift error so shifts combined: 
/// RES_IBINT1_SC 
(__SQRT3/2/FINT_VSI/FIX_Q_SCALE/(2*__PI*(double)(1L>>32)*PHASE_STEP) 









/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Vhi DC bus Voltage Control Definitions */ 
//@{ 
/// DC bus voltage ramp step size (in V) 
#define STEP_VHI        0.1 
#define STEP_VHI_ADC    ((int16)(STEP_VHI / ADC_VDC_SC + 1)) 
 
/// Maximum demanded AC current 
#define IAC_MAX_AMPS    (1.3*IAC_NOM) 
#define IAC_MAX         ((int16)(__SQRT2*IAC_MAX_AMPS / ADC_IPH_SC)) 
 
/// Proportional gain 
#define KP_VHI          (0.03) 
/// Integral time 
#define TINT_VHI        (0.05) 
 
#define P_SHIFT_VHI     10 
#define DEF_KP_VHI      ((int16)(KP_VHI*(ADC_VDC_SC/ADC_IPH_SC) \ 
                        *(1L<<P_SHIFT_VHI))) 
 
#define I_SHIFT_VHI     18 
#define DEF_KI_VHI      ((int16)(1.0/FINT_VSI/TINT_VHI*(1L<<I_SHIFT_VHI))) 
 
/// Vhi over shoot limit where current clamp activates 
#define VHI_OS_LIM_SET    ((int16)(20.0 / ADC_VDC_SC + 1)) 
/// Vhi over shoot limit where current clamp de-activates 






#define KC_SHIFT  18 
#define KC        (4.7e-6*INV2_SQRT3*KP_IAC*VHI_NOM/2) 
#define DEF_KC    ((int16)(KC*(1L<<KC_SHIFT))) 
#define MIN_ED    ((int16)(1.0*(1L<<14))) 
 
#define I_FLL_SHIFT 18 
 
/* ========================================================================= 
__CURRENT STEP CHANGE() 
============================================================================ */ 






/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
#define SHIFT_ATAN        15 
///LIMIT 
#define MIN_VAL 50 
 
///Scaled Nominal Frequency 
#define SHIFT_W 5 
#define SHIFT_W_FLL 10 
#define DEF_W_NOM_FLL       ((int32)(F_OMEGA_FLL*(1L<<SHIFT_W_FLL))) 
#define DEF_W_NOM_SQR       ((int32)(F_OMEGA*F_OMEGA)) 
 
 
//PLL Proportional gain 
#define PLL_GAIN     500 
#define KP_PLL      (PLL_GAIN*2.0*__PI) 
//PLL Integral gain 
#define TR_PLL      (2.4/(KP_PLL)) 
#define KI_PLL      (1/TR_PLL) 
#define KPLL_COMP    (FUNDAMENTAL_COUNTS*(L_IN)/(__SQRT2*INV2_SQRT3*VHI_NOM/2)) 
//#define KPLL_COMP    
(FUNDAMENTAL_COUNTS*(L_IN+L_2)/(__SQRT2*INV2_SQRT3*VHI_NOM/2)) 
#define COMP_DELAY   (FUNDAMENTAL_COUNTS*TRANS_DELAY) 
 
//FLL Integral Gain 
#define KI_FLL      (1.0/(TINT_IAC*2.5))//(500)//1800 
 
//Scaled FLL Integral Gain 
#define I_SHIFT_FLL 10 
#define DEF_KI_FLL  ((int32)(KI_FLL/VSI_FINT*(1L<<I_SHIFT_FLL))) 
 
 
///Scaled PLL Proportional gain 
#define P_SHIFT_PLL    5 
#define DEF_KP_PLL    ((int16)(KP_PLL/PERIOD_2*(1L<<P_SHIFT_PLL))) 
#define DEF_KPLL_PSIM (Uint32)(FUNDAMENTAL_COUNTS-(FUNDAMENTAL_COUNTS/KPLL_COMP) + 
0.5) 
#define DEF_KPLL_F    (Uint32)(KPLL_COMP+0.5) 
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#define DEF_COMP_DELAY (Uint32)(COMP_DELAY+0.5) 
 
///Scaled PLL Integral gain 
#define I_SHIFT_PLL 9 
#define DEF_KI_PLL  ((int16)(KI_PLL/VSI_FINT*(1L<<I_SHIFT_PLL))) 
#define DEF_I_PLL   ((Uint32)(1.0/2.0/__PI*PHASE_STEP_SC))//Convert to Frequency 
Hz and counts 
#define DEF_I_FLL   ((int32)(W_SQR_FLL*(1L<<I_FLL_SHIFT)))//Convert to Frequency 
Hz and counts 
#define DEF_I_FLL2  ((int32)(W_SQR_FLL2*KI_FLL*(1L<<I_FLL_SHIFT))) 
 
#define SHIFT_CLARKE    10 
#define DEF_SQRT3   ((int16)(INV_SQRT3*(1L<<SHIFT_CLARKE))) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Zero crossing states */ 
//@{ 
#define ZX_LOST     0 ///< No idea of anything 
#define ZX_EST      1 ///< Initial fundamental frequency estimation 
#define ZX_SYNC     2 ///< nudges the phase to stay synchronised 
#define ZX_FREQ     3 ///< nudges the freq (phase_step) for persistent err 
#define ZX_LOCK     4 ///< tests to see if system is locked into sync 
#define ZX_MISC     5 ///< load levelling calculation state 
//@} 
 
/** @name Zero crossing constants 
* Sync lost if no ZX in ~3.5 cycles */ 
//@{ 
#define ZX_MAX_COUNT  ((Uint16)(3.5*FINT_VSI/F_FREQ)) // 1050 
 
#ifdef PSIM_VERSION 
  #define ZX_CYCLE_AVG  2  ///< Number of cycles for frequency estimate 
  #define ZX_SYNC_LIMIT 2  ///< Number of cycles in sync 
#else 
  #define ZX_CYCLE_AVG  64   ///< Number of cycles for frequency estimate 
  #define ZX_SYNC_LIMIT 10   ///< Number of cycles in sync 
#endif 
 
#define ZX_BIG_ERR    (400*65536)  ///< ~2.2 degrees 
#define ZX_PHASE_ERR  (3600*65536) ///< ~20 degrees - maximum sync phase error 
#define ZX_FREQ_ERR   (100*65536)  ///< Persistent phase error for freq change 
#define ZX_FREQ_ERR_BIG (200*65536)  ///< Persistent phase error for freq change 
#define ZX_OFFSET_POS (5737*65536) ///< trim phase for +ve phase seq 
#define ZX_OFFSET_NEG (-5220*65536) ///< trim phase for -ve phase seq 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
/** @name Phase Sequence States */ 
//@{ 
 
/// delay between phase sequence tests 
#define SEQ_DELAY     100 ///< ms 
 
#define SEQ_INIT      0   ///< State Initialize 
#define SEQ_WAIT_NEG    1   ///< State Wait Sequence Check 
#define SEQ_WAIT_ZX     2   ///< State Zero-Crossing 
#define SEQ_WAIT      3   ///< State Wait 
#define SEQ_DONE      4   ///< State Done 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
/** @name Thresholds/Limits for Counters */ 
//@{ 
/// Heat sink over temperature debounce threshold 
#define OT_COUNT_LIM    100 
/// Emergency stop debounce threshold 
#define ES_COUNT_LIM    10 
/// Contactor fail count limit 





/** @name VSI Switching Macros */ 
//@{ 
/// VSI Stop 
#define VSI_FAST_STOP()   { EvaRegs.ACTRA.all = 0x0000; \ 
                EvbRegs.ACTRB.all = 0x0000; \ 
                is_vsi_switching = 0; } 
/// VSI Enable 
#define VSI_ENABLE()    { EvaRegs.ACTRA.all = 0x0006; \ 




/** @name Extract part of a 32 bit number */ 
//@{ 
/// extracts the low 16 bits from a 32 bit number for grabbing 
#define LOW16(_val_)    ((int16)(_val_&0x0000FFFF)) 
 
/// extracts the high 16 bits from a 32 bit number for grabbing 
#define HIGH16(_val_)   ((int16)(_val_>>16)) 
//@} 
 
/** @name macros for setting and clearing test points */ 
//@{ 
#define SET_GPIOF6()  { GpioDataRegs.GPFSET.bit.GPIOF6 = 1;   } 
#define CLEAR_GPIOF6()  { GpioDataRegs.GPFCLEAR.bit.GPIOF6 = 1; } 
 
#define SET_GPIOB4()  { GpioDataRegs.GPBSET.bit.GPIOB4 = 1;   } 








/** @name State Machine Level Variables */ 
//@{ 
Uint16 
  flag_step = 0, ///< flag set to allow step changes in the reference 
  test_flag = 0, 
  zero_flag = 0, 
  is_i_lim = 0, ///< flag set to indicate that the current limit has been hit 
  step_count = 0,  
  step_current = 0, 
  is_vsi_switching = 0, ///< flag set if VSI switching is active 
  op_mode_vsi = VSI_CV; ///< operating mode of the VSI 
//@} 
 
/** @name PWM interrupt variables */ 
//@{ 
 
/// Boot ROM sine table starts at 0x003ff000 and has 641 entries of 32 bit sine 
/// values making up one and a quarter periods (plus one entry). For 16 bit 
/// values, use just the high word of the 32 bit entry. Peak value is 0x40000000 
#ifndef PSIM_VERSION 
int16 
//  *sin_table = (signed int *)0x003ff000; ///< ptr to sine table in boot ROM 
  *sin_table = SINE_TABLE, 
  *cos_table = COSINE_TABLE; 
#endif   
 
Uint16 
   
  index = 0,index_a = 0, index_b = 0, ///< index into sine look-up table (phase >> 
7) 
  index_a_q = 0, index_b_q = 0, ///< index for reactive power references 
  vsi_en_outputs = 0, ///< trigger to turn on vsi outputs 
  V_Asat = 0, ///< Phase A saturation entry flag for asymmetrical PWM 
  V_Bsat = 0, ///< Phase B saturation entry flag for asymmetrical PWM 
  V_Csat = 0, ///< Phase C saturation entry flag for asymmetrical PWM 
  sw_sat = 0; ///< overall saturation flag for anti integral wind up 
Uint32 
  phase_step = PHASE_STEP,///< Change in phase angle in half a switching cycle 
  phase_step_zx = PHASE_STEP, 
  phase_a = 0,  ///< running phase angle  (2^32 == 360degrees) 
  theta_tan=0, 
  phase_a_comp = 0, 
  phase_b = 0,  ///< running phase angle  (2^32 == 360degrees) 
  phase_c = 0, 
  theta_pll=0,          ///<PLL phase angle 
  phase_a_zx = 0, ///< running phase angle  (2^32 == 360degrees) 
  phase_120 = PHASE_120_POS, ///< angle between A and B phases 
  phase_90  = PHASE_90; 
int16 
  adc_vdc_comp,     ///< clamped measured dc voltage for DC bus comp 
  vdc_comp,       ///< DC bus comp term 
  t_a, t_b, t_c,      ///< switching times 
  sin_val,cos_val,  ////Sine wave gen 
  t_off,          ///< 3rd harmonic offset 
  t_a_cnt,        ///< switching time A phase from P+R loop 
  t_b_cnt,        ///< switching time B phase from P+R loop 
  t_a_temp,       ///< Temporary variable 
  iac_lim_adc = IAC_MAX,  ///< upper demanded current limit in iac peak ADC 
  id_step_ref_adc = 0, 
  id_ref_adc = 0,     ///< background real reference in iac ADC counts 
  iq_ref_adc = 0,     ///< background reactive reference in iac ADC counts 
  id_targ_adc = 0,    ///< demanded real current in iac peak ADC 
  iq_targ_adc = 0;    ///< demanded reactive current in iac peak ADC 
//@} 
 
/** @name Control Loop Variables */ 
//@{ 
 
//fixed point P+R 
int32 
  ia_err, 
  ib_err, 
  ia_errki, 
  ib_errki, 
  Ia_prop, 
  Ib_prop, 
  Ia_int2 = 0, 
  Ib_int2 = 0, 
  Ia_ctrl, 
  Ib_ctrl, 
  DCBUS_comp, 
  coeff_1 = 128, //coefficients for atan 
  coeff_1b = -160,        // 56.24; 
  coeff_1c = 32,        // 11.25 
  coeff_2 = 384, 
  angle = 0, 
  r, 
  r3, 
  norm_lpf; 
double 
  Ia_int1 = 0, 
  Ib_int1 = 0; 
 
/// The following variables are required for initializing the resonant controller 
/// with correct values. See ele30kW_BC2 bc.c code for details. 
double 
  int1a_init, ///< initial value for resonant loop variable 
  int1b_init, ///< initial value for resonant loop variable 
  int2a_init, ///< initial value for resonant loop variable 2 
  int2b_init; ///< initial value for resonant loop variable 2 
 
/// Source impedance compensation variables 
double 




  mod_vsi_period = 0; ///< for OL modulation 
//@} 
 
/** @name Control Loop Variables 




  vhi = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_VHI, // Kp 
    DEF_KI_VHI, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L    //cap_est 
   
  }; ///< Vhi DC bus control loop 
   
 
type_pr_control 
  iac_a = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_IAC, // Kp 
    DEF_KI_IAC, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_prop 
    0L, // err_int 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L  //cap_est 
 
  }; ///< Iac Phase A current control loop 
 
type_pr_control 
  iac_b = 
  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_IAC, // Kp 
    DEF_KI_IAC, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_prop 
    0L, // err_int 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L  //cap_est 
   
  }; ///< Iac Phase B current control loop 
 
type_pr_control 
  i_dg = 
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  { 
    0, // ref_adc 
    0, // targ_adc 
    0, // err 
    DEF_KP_IAC, // Kp 
    DEF_KI_IAC, // Ki 
    0, // overflow 
    0, // underflow 
    0L, // err_prop 
    0L, // err_int 
    0L, // err_int2 
    0L, // err_int3 
    0L, // err_int4 
    0L, //err_diff_sum, 
    0L, //err_diff_sum1, 
    0L, //err_diff_sum2, 
    0L, //err_diff_sum3, 
    0L,  // err_int_sum 
    0L,   //err_int_sum1 
    0L,   //err_int_sum2 //5th 
    0L,   //err_int_sum3 //5th 
    0L,   //err_int_sum4 //7th 
    0L,   //err_int_sum5 //7th 
    0L,   //err_int_sum6 //11th 
    0L,   //err_int_sum7 //11th 
    0L,   //beta_est 
    0L    //cap_est 
 
  }; ///< I_dg output current 
 
type_fll 
 fll = 
{ 
    0L,//Ed,    ///< reference quantity set by background in ADC counts 
    0L,//Eq,    ///< target set by ramp or other control in ADC counts 
 
    0L,//alpha_targ   ///< integral error term 
    0L,//beta_targ 
    DEF_W_NOM_FLL,//omega 
    0L,//w_sqr_fll 
    0L,//alpha_x 
    0L,//beta_y 
    0L,//alpha_meas 




/** @name ADC variables 




  adc = 
  { 
    0, // count_cal 
    0, // count_rms 
    0, // count_rms_bak 
    0, // count_rms_in 
    0, // flag_cal, 
    0, // flag_rms 
    0, // flag_rms_in 
    0, // iac_a_dc 
    0, // iac_b_dc 
    0, // i_dg_dc 
    {  0, // raw 
       0, // filt 
       0L, // rms_sum 
       0L, // rms_sum_bak 
       0L, // dc_sum 
       0L, // dc_sum_bak 
       0.0 // real 
      }, // vhi 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ac 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_bc 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ab 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac_a 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac_b 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // i_dg 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // p_total 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // q_total 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHA 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLA 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHB 
    { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLB 
    0.0, // p_va 
  }; 
 
// ADC calibration variables 
int16 
  cal_gainA = 1<<14,    ///< calibration gain factor for A channel 
  cal_gainB = 1<<14,    ///< calibration gain factor for B channel 
  cal_offsetA = 0,    ///< calibration offset for A channel 
  cal_offsetB = 0,    ///< calibration offset for B channel 
 
  /// The calibration base is calculated at power up to compensate for DC 
  /// offsets in the Idc input paths. 
  cal_base_idc = 0; ///< calibration base for Idc 
 
double 
  cal_gain_A,   ///< ADC Channel A Inputs Gain 
  cal_gain_B,     ///< ADC Channel B Inputs Gain 
  cal_offset_a,   ///< ADC Channel A Inputs Offset 
  cal_offset_b;   ///< ADC Channel B Inputs Offset 
 
Uint16 
  cal_mode = 0,   ///< calibration mode 
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/** @name Zero Crossing Synchronization Variables */ 
//@{ 
Uint16 
  ZX_seen = 0,    ///< flag set when a zx event is detected 
  in_sync = 0,    ///< Flag to indicate that sync is achieved 
  ZX_in_sync = 0,   ///< > ZX_SYNC_LIMIT means that sync has been achieved 
  ZX_state = ZX_LOST, ///< State of the zero crossing synch process 
  ZX_count = 0,   ///< Number of switching cycles between ZX interrupts 
  ZX_count_grab,    ///< for grab code only 
  ZX_cycles = 0,    ///< Count of number of ZXs during averaging 
  ZX_sum = 0;     ///< Running sum for average 
 
int16 
  ZX_time = 0;    ///< Time of captured ZX in timer units 
 
int32 
  ZX_time_phase = 0L,   ///< Time of captured ZX in phase units 
  zx_offset = ZX_OFFSET_POS, ///< variable offset for tuning (30 deg offset for 
line-line measurement 
  ZX_phase_scale = 0L,  ///< Scale factor between timer and phase units 
  ZX_phase_err = 0L,    ///< Difference in phase units (2^16 == 360deg) 
  ZX_err_sum = 0L;    ///< Integral for frequency control 
//@} 
 
/** @name Phase Sequence State Variables */ 
//@{ 
Uint16 
  seq_state = SEQ_INIT, ///< phase sequence state variable 
  seq_count = 0,    ///< count of passes through the phase detection loop 












/// ADC and PWM interrupt 
interrupt void isr_pwm(void); 
 
/// PDPINT interrupt 
interrupt void isr_pdpint(void); 
 
/// XINT1 Iac over current interrupt 
interrupt void isr_over_current(void); 
 
/// XINT2 Vdc over voltage interrupt 
interrupt void isr_over_voltage(void); 
 
/// Checks for slow thresholds on inputs and outputs 
void check_voltage_limits(void); 
 
/// Sets up and starts the PWM outputs (VSI) 
void pwm_init(void); 
 
/// Sets up the ADC for sampling triggered by PWM timer 
void adc_init(void); 
 
/// Calibrates the adc for gain and offset using the reference inputs. 
void adc_calibrate(void); 
 
/// Scales the RMS ADC quantities for use in background. 
void adc_scale_rms(void); 
 










/** @name Grid Connected Inverter State Machine Definitions */ 
//@{ 
 
void st_vsi_init(void);       ///< The state initialisation function 
void st_vsi_cal(void);        ///< Idc calibration state 
void st_vsi_vin_uv(void);     ///< Input undervoltage lockout 
void st_vsi_cal_iac(void);      ///< Iac calibration state 
void st_vsi_seq(void);        ///< Phase sequence detection state 
void st_vsi_charging(void);     ///< Charging the input bus 
void st_vsi_close_contactor(void);  ///< Closing the main contactor 
void st_vsi_stop(void);       ///< Waiting for start trigger 
void st_vsi_start(void);      ///< Starts VSI switching before ramping 
void st_vsi_ramp_ol(void);      ///< Ramps up the AC current 
void st_vsi_ramp_cl(void);      ///< Ramps up the Vhi voltage or ref current 
void st_vsi_run(void);        ///< Maintaining target output voltage 
void st_vsi_fault(void);      ///< Wait for faults to clear 
 
/// State Variable - Contains Function Pointer and flag to indicate if it is 
/// the first call to the function 
State_Type 
  vsi_state = 
  { 
    &st_vsi_init,   // state function ptr 
    1         // first state flag 
 268 








/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called from the main background loop once every millisecond. 
It calls the individual VSI states and performs other millisecond event actions 
including: 
\li Over temperature fault detection 
\li Earth Leakage fault detection 
\li RMS calculations every 20ms 
\li Overload fault detection 
\li Input RMS and Slow DC averages every 0.2 seconds 
\li Input and Output voltage limit checking 
\li ADC calibration calculations every 0.5 seconds 
 
There was an external shutdown on DIGIN2 opening. This was removed since 
no-one seemed to need it. It should not be implemented at this level anyway. 




\li 01/05/06 DGH - derived from ele2.5kva/code/latest/cfpp.c 
\li 06/07/07 AM - added over temperature fault detection 
\li 26/07/07 AM - added earth leakage fault detection 
\li 11/04/08 PM - modified to reflect bc_ variables 
\li 23/12/08 AM - added low speed trip detection 
\li 28/05/09 AM - removed external shutdown on DIGIN2 




  static Uint16 
    ot_count = 0, 
    es_count = 0, 
    cf_count = 0; 
  Uint16 
    cf_flag = 0; 
 
#ifndef PSIM_VERSION 
  DO_STATE(vsi_state); 
#endif 
 
  if (adc.flag_rms != 0) 
  { 
    adc.flag_rms = 0; 
    adc_scale_rms(); 
  } 
  else if (adc.flag_rms_in != 0) 
  { 
    adc.flag_rms_in = 0; 
    adc_scale_slow(); 
    if (cal_complete) 
    { 
      check_voltage_limits(); 
    } 
  } 
  else if (adc.flag_cal != 0) 
  { 
    adc.flag_cal = 0; 
    adc_calibrate(); 
  } 
  // check for emergency stop button press 
  if (IS_EMERG_STOP()) 
  { 
    if (es_count < ES_COUNT_LIM) 
    { 
      es_count++; 
      if (es_count >= ES_COUNT_LIM) 
      { 
        VSI_FAST_STOP(); 
        main_fault_set(FAULT_EMERG); 
        es_count = 0; 
      } 
    } 
  } 
  else if (es_count > 0) 
  { 
    es_count--; 
  } 
  // check for over temperature fault 
  if (IS_HEATSINK_OT()) 
  { 
    if (ot_count < OT_COUNT_LIM) 
    { 
      ot_count++; 
      if (ot_count >= OT_COUNT_LIM) 
      { 
        VSI_FAST_STOP(); 
        main_fault_set(FAULT_OT); 
      } 
    } 
  } 
  else if (ot_count > 0) 
  { 
    ot_count--; 
  } 
  // check for contactor aux input mismatch 
  if (IS_MAIN_CONTACTOR_ON()) 
  { 
    if ( !(IS_CONTACTOR_AUX()) ) 
 269 
    { 
      cf_flag = 1; 
    } 
  } 
  else // !(IS_MAIN_CONTACTOR_ON()) 
  { 
    if (IS_CONTACTOR_AUX()) 
    { 
      cf_flag = 1; 
    } 
  } 
  if (cf_flag != 0) 
  { 
    if (cf_count < CF_COUNT_LIM) 
    { 
      cf_count++; 
      if (cf_count >= CF_COUNT_LIM) 
      { 
        VSI_FAST_STOP(); 
        main_fault_set(FAULT_CONT); 
      } 
    } 
  } 
  else if (cf_count > 0) 
  { 
    cf_count--; 
  } 
} /* end vsi_state_machine */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function can be used to switch the VSI from the stopped state to a 
running state. It is useful in a manually controlled system, but in the 








  if (main_fault_get_reported() == 0) 
 
    is_vsi_switching = 1; 
 
} /* end vsi_enable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function can be used to switch the VSI from the running state to a stop 
state. It is useful in a manually controlled system, but in the standalone 








  is_vsi_switching = 0; 
} /* end vsi_disable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the operating mode for the grid connected inverter. 
 




\li 15/02/10 AM - derived from bc_set_mode_pssw 
 
\param[in] mode The desired operating mode 
*/ 
void vsi_set_mode(Uint16 mode) 
{ 
  Uint16 
    status; 
 
  if (is_vsi_switching == 0) 
  { 
    op_mode_vsi = mode; 
    status = PARA_READ(P_STATUS); 
 
    if (op_mode_vsi == VSI_CV)    // Constant Voltage Mode 
    { 
      status |= ST_VSI_CV; 
      status &= ~(ST_VSI_OL|ST_VSI_CI); 
    } 
    else if (op_mode_vsi == VSI_CI) // Constant Current Mode 
    { 
      status |= ST_VSI_CI; 
      status &= ~(ST_VSI_CV|ST_VSI_OL); 
    } 
    else if (op_mode_vsi == VSI_OL) // Open Loop Mode 
    { 
      status |= VSI_OL; 
      status &= ~(ST_VSI_CV|ST_VSI_CI); 
    } 
 
    para_write_int(P_STATUS,status); 
  } 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




  return op_mode_vsi; 
} /* end vsi_get_mode */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 21/07/10 AM - initial creation 
*/ 
void vsi_set_step(Uint16 stepp) 
{ 
  flag_step = stepp; 
} /* end vsi_set_step */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\param[in] mode The desired operating mode 
 */ 
 Uint16 vsi_get_step(void) 
 { 
 return flag_step; 
 } /* end vsi_get_mode */ 
  
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target real AC RMS current for open loop operation. Converts the 




\li 10/02/10 AM - initial creation 
\li 11/01/11 DS - changed to peak AC current 
        - changed to d-axis (real) current 
 
\param[in] id Target AC current in 0.1Arms 
*/ 
void vsi_set_id(Uint16 id) 
{ 
  if (op_mode_vsi == VSI_CI) 
  { 
    id_ref_adc = (int16)(((double)id*__SQRT2/10.0)/ADC_IPH_SC); 
  } 
} /* end vsi_set_id */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target reactive AC RMS current for reactive power control. Converts the 




\li 11/01/11 DS - initial creation 
 
\param[in] iq Target AC current in Arms 
*/ 
void vsi_set_iq(double iq) 
{ 
  iq_ref_adc = (int16)(iq*__SQRT2/ADC_IPH_SC); 
} /* end vsi_set_iq */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target current step change in RMS. 
 
\author A. Nazib 
\par History: 
\li     03/04/2019 
 
\param[in] istep Target AC current in 0.1Arms 
*/ 
void vsi_set_idstep(int16 idst) 
{ 
 if (op_mode_vsi == VSI_CI) 
 { 








This function sets the target Vhi DC bus voltage for the grid connected inverter 




\li 15/02/10 AM - initial creation 
 
\param[in] v The target Vhi DC bus voltage 
*/ 
void vsi_set_vhi(Uint16 v) 
{ 
  vhi.ref_adc = (int16)((double)v / ADC_VDC_SC); 
} /* end vsi_set_vhi */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
\li 09/12/11 DS  - modified from phase shift to mod depth 
 
\param[in] mod Target modulation depth for open loop operation 
*/ 
void vsi_set_mod(double mod) 
{ 
  if (op_mode_vsi == VSI_OL) 
  { 
    if (fabs(mod) < 2.0) 
    { 
      mod_vsi_period = (int16)(mod * (double)PERIOD_2); 
    } 
    else 
    { 
      mod_vsi_period = (int16)(2.0 * (double)PERIOD_2); 
    } 
  } 
} /* end vsi_set_mod */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\retval 1 vsi system running 
\retval 0 system stopped 




  if (main_fault_get_reported() != 0) 
  { 
    return -1; 
  } 
  else 
  { 
    return is_vsi_switching; 
  } 
} /* end vsi_get_status */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




  return (Uint16)(adc.vhi.real + 0.5); 
} /* end vsi_get_vhi */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 17/01/12 AM - derived from vsi_get_vhi 
 




  return (Uint16)(adc.vhi_mid.real + 0.5); 
} /* end vsi_get_vhi_mid */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Retrieves filtered and scaled Vac measurements. 
 
This function returns the AC voltage in RMS volts. The input parameter selects 






\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\returns AC output voltage in RMS Volts 
 
\param[in] phase selects voltage to report, 0 = AVG(VAC,VBC), 1 = VAC, 2 = VBC 
*/ 
Uint16 vsi_get_vac(Uint16 phase) 
{ 
  if (phase == 0) 
  { 
    return (Uint16)( (adc.vac_ac.real + adc.vac_bc.real)/2.0 + 0.5 ); 
  } 
  else if (phase == 1) 
  { 
    return (Uint16)( adc.vac_ac.real + 0.5 ); 
  } 
  else 
  { 
    return (Uint16)( adc.vac_bc.real + 0.5 ); 
  } 
} /* end vsi_get_vac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function returns the AC current in tenths of an RMS Amp. The input 
parameter selects which current is returned. It can be one of Ia, Ib, Ic, or 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\returns AC intermediate current in tenths of an RMS Amp 
 
\param[in] phase selects current to report, 0 = AVG(Ia,Ib), 1 = Ia, 2 = Ib 
*/ 
Uint16 vsi_get_iac(Uint16 phase) 
{ 
  if (phase == 0) 
  { 
    return (Uint16)( 10.0/2.0*(adc.iac_a.real + adc.iac_b.real) + 0.5 ); 
  } 
  else if (phase == 1) 
  { 
    return (Uint16)( 10.0*adc.iac_a.real + 0.5); 
  } 
  else //if (phase == 2) 
  { 
    return (Uint16)( 10.0*adc.iac_b.real + 0.5); 
  } 
} /* end vsi_get_iac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function returns the Iac reference either directly for the open loop 





\li 15/04/08 AM - initial creation 
 




  return ((double)id_targ_adc/__SQRT2*ADC_IPH_SC); 
} /* end vsi_get_iac_ref */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




  return (int16)( adc.p_total.real + 0.5); 
} /* end vsi_get_p */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




  return (Uint16)( adc.p_va + 0.5); 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




  return (int16)( adc.q_total.real + 0.5); 
} /* end vsi_get_q */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
\brief Returns output power factor 
 
Calculates the power factor of the output and scales it to hundredths. So a 
power factor of 0.8 is returned as 80. This function makes no attempt to 




\li 03/07/07 AM - initial creation 
 




  if (adc.p_va > adc.p_total.real) 
  { 
    if (adc.p_va != 0) 
      return (Uint16)(100.0 * adc.p_total.real / adc.p_va + 0.5); 
    else 
      return 0; 
  } 
  else 
    return 100; 
} /* end vsi_get_pf */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function tests for the presence of the software tested fault. It is in 
















\li 31/07/07 - initial creation 
\li 02/05/08 AM - added Iout trip 
 




  Uint32 
    faults = 0; 
 
  // check for hardware AC over current fault 
  if (GET_I_OV_TRIP()) 
  { 
    faults |= FAULT_HW_AC_OC; 
  } 
  // check for output over voltage fault 
 
  // check for software AC over current fault 
  if ( (adc.iac_a.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_a.filt < -VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt < -VSI_TRIP_IAC_OC) 
     ) 
  { 
    faults |= FAULT_SW_AC_OC; 
  } 
  // check for hardware DC bus over voltage fault 
  if (GET_VDC1_OV_TRIP()) 
  { 
    faults |= FAULT_HW_VHI_OV; 
  } 
  // check for input AC over voltage fault 
  if ( (adc.vac_ac.real > TRIP_VAC_MAX) 
    || (adc.vac_bc.real > TRIP_VAC_MAX) ) 
  { 
    faults |= FAULT_SW_OVIN; 
  } 
  else if (main_fault_get_reported()&FAULT_SW_OVIN) 
  { 
 274 
    if ( (adc.vac_ac.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) 
      || (adc.vac_bc.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) ) 
    { 
      faults |= FAULT_SW_OVIN; 
    } 
  } 
 
  if (op_mode_vsi == VSI_CV ) 
    { 
 
      // check for input AC under voltage fault 
      if ( (adc.vac_ac.real < TRIP_VAC_MIN) 
        || (adc.vac_bc.real < TRIP_VAC_MIN) ) 
      { 
        faults |= FAULT_SW_UVIN; 
      } 
      else if (main_fault_get_reported()&FAULT_SW_UVIN) 
      { 
        if ( (adc.vac_ac.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) 
          || (adc.vac_bc.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) ) 
        { 
          faults |= FAULT_SW_UVIN; 
        } 
      } 
    } 
    // charge fault is not checked 
 
  return faults; 
} /* end vsi_check_fault */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




  Uint16 
    state; 
 
  if (IS_CURRENT_STATE(vsi_state,st_vsi_run)) 
    state = ST_VSI_RUN; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_init)) 
    state = ST_VSI_INIT; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal)) 
    state = ST_VSI_CAL; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_vin_uv)) 
    state = ST_VSI_UV; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal_iac)) 
    state = ST_VSI_CAL_IAC; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_seq)) 
    state = ST_VSI_SEQ; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_charging)) 
    state = ST_VSI_CHARGE; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_close_contactor)) 
    state = ST_VSI_CNTCR; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_stop)) 
    state = ST_VSI_STOP; 
  else if ((IS_CURRENT_STATE(vsi_state,st_vsi_ramp_cl)) 
      || (IS_CURRENT_STATE(vsi_state,st_vsi_ramp_ol))) 
    state = ST_VSI_RAMP; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_start)) 
    state = ST_VSI_START; 
  else if (IS_CURRENT_STATE(vsi_state,st_vsi_fault)) 
    state = ST_VSI_FAULT; 
  else 
    state = ST_VSI_ERROR; 
 
  return state; 
} /* end vsi_get_state */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Fixed point atan2. 
 
\author A.A Nazib 




int32 atan2_fp(int32 y_fp, int32 x_fp) 
{ 
        int32 y_abs_fp = y_fp; 
        if (y_abs_fp < 0) 
                y_abs_fp = -y_abs_fp; 
 
        if (y_fp == 0) 
        { 
                if (x_fp >= 0) 
                { 
                        angle = 0; 
                } 
                else 
                { 
                        angle = 512; 
                } 
        } 
        else if (x_fp >= 0) 
        { 
 275 
                r = (((int32)(x_fp - y_abs_fp)) << SHIFT_ATAN) /((int32)(x_fp + 
y_abs_fp)); 
 
                r3 = r * r; 
                r3 =  r3 >> SHIFT_ATAN; 
                r3 *= r; 
                r3 =  r3 >> SHIFT_ATAN; 
                r3 *= coeff_1c; 
                angle = (int32)( coeff_1 + ((coeff_1b * r + r3) >> SHIFT_ATAN) ); 
        } 
        else 
        { 
                r = (((int32)(x_fp + y_abs_fp)) << SHIFT_ATAN) /((int32)(y_abs_fp 
- x_fp)); 
                r3 = r * r; 
                r3 =  r3 >> SHIFT_ATAN; 
                r3 *= r; 
                r3 =  r3 >> SHIFT_ATAN; 
                r3 *= coeff_1c; 
                angle = coeff_2 + ((int32)(((coeff_1b * r + r3) >>SHIFT_ATAN))); 
        } 
 
        if (y_fp < 0) 
                return ((-angle)*(1L<<22));     // negate if in quad III or 
IV//Shift to suit counts 
        else 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\brief Updates VSI and stores ADC results 
 
This interrupt is triggered by the completion of the ADC conversions. It then: 
\li stores the ADC results 
\li applies the ADC calibration factors 
\li sums the calibration measurements 
\li applies a fast decaying average filter to the analog signals 
\li checks for fault conditions 
\li performs low speed averaging and rms calculations 
\li DC bus compensation 
\li updates phase angle 
\li calculates switching times 
\li centers pulses in switching period 
\li loads compares registers with switching times 





\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
\li 11/11/09 AM - added Iac O/C event restart rather than trip 
\li 22/12/09 AM = removed Iac O/C event restart 
\li 29/11/10 AM - added Idc out o/c counter for slower trip time 
\li 26/06/14 PM - Modified the .raw lines from the AdcRegs to be  




#pragma CODE_SECTION(isr_pwm, "ramfuncs"); 
#endif 
interrupt void isr_pwm(void) 
{ 
//  //timing bit 
  SET_GPIOB4(); 
//  SET_DA2810_X2_1(); 
 
#ifdef NY_VSI_REV_1 
  // store ADC results from previous cycle 
  adc.iac_a.raw = (int16)(AdcRegs.ADCRESULT0>>4); 
  // gain correction factor 
  adc.iac_a.raw = (int16)( ((int32)adc.iac_a.raw*(int32)cal_gainB) >> 14) 
        - cal_offsetB - ADC_IPH_OFFSET - adc.iac_a_dc; 
  adc.iac_b.raw = (int16)(AdcRegs.ADCRESULT2>>4); 
  adc.iac_b.raw = (int16)( ((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) 
        - cal_offsetA - ADC_IPH_OFFSET - adc.iac_b_dc; 
 
  adc.i_dg.raw = (AdcRegs.ADCRESULT4>>4); 
  adc.i_dg.raw = (int16)( ((int32)adc.i_dg.raw*(int32)cal_gainA) >> 14) 




  // store ADC results from previous cycle 
  adc.iac_a.raw = (int16)(AdcRegs.ADCRESULT0>>4); 
  // gain correction factor 
  adc.iac_a.raw = (int16)( ((int32)adc.iac_a.raw*(int32)cal_gainB) >> 14) 
        - cal_offsetB - ADC_IPH_OFFSET; 
  adc.iac_a.raw = - adc.iac_a.raw - adc.iac_a_dc; 
 
  adc.iac_b.raw = (int16)(AdcRegs.ADCRESULT2>>4); 
  adc.iac_b.raw = (int16)( ((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) 
        - cal_offsetA - ADC_IPH_OFFSET; 
  adc.iac_b.raw = - adc.iac_b.raw - adc.iac_b_dc; 
 
  adc.i_dg.raw = (AdcRegs.ADCRESULT4>>4); 
  adc.i_dg.raw = (int16)( ((int32)adc.i_dg.raw*(int32)cal_gainA) >> 14) 
        - cal_offsetA - ADC_IPH_OFFSET; 





  // ADCRESULT1 unused 
#ifdef NY_VSI_DG1 
  if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
  { 
    adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET+11; 
 
  } 
  else 
  { 
    adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET+11; 
 




  if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
  { 
    adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET-8; 
 
  } 
  else 
  { 
    adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET-8; 
 




  if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
  { 
    adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_lo = (int16)( ((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_lo = (int16)( ((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 277 
 
    adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_lo = (int16)( ((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_lo = (int16)( ((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
  } 
  else 
  { 
    adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
    adc.vhi.raw_hi = (int16)( ((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
        - cal_offsetB; 
 
    adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
    adc.vhi_mid.raw_hi = (int16)( ((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB; 
 
    adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
    adc.vac_bc.raw_hi = (int16)( ((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
    adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
    adc.vac_ac.raw_hi = (int16)( ((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 
14) 
        - cal_offsetB - ADC_VAC_OFFSET; 
 
  } 
#endif 
/*  // ADCRESULT1 unused*/ 
/*  // ADCRESULT4 unused*/ 
/*  // ADCRESULT6 unused*/ 
/*  // ADCRESULT8 unused*/ 
/*  // ADCRESULT10 unused*/ 
/*  // ADCRESULT11 unused*/ 
 
 
  // calibration from references 
  adc.yHA.dc_sum += (Uint32)(AdcRegs.ADCRESULT12>>4); 
  adc.yLA.dc_sum += (Uint32)(AdcRegs.ADCRESULT14>>4); 
  adc.yHB.dc_sum += (Uint32)(AdcRegs.ADCRESULT13>>4); 
  adc.yLB.dc_sum += (Uint32)(AdcRegs.ADCRESULT15>>4); 
  adc.count_cal++; 
  if (adc.count_cal > ADC_COUNT_CAL) 
  { 
    adc.count_cal = 0; 
    adc.yHA.dc_sum_bak = adc.yHA.dc_sum; 
    adc.yLA.dc_sum_bak = adc.yLA.dc_sum; 
    adc.yHB.dc_sum_bak = adc.yHB.dc_sum; 
    adc.yLB.dc_sum_bak = adc.yLB.dc_sum; 
    adc.yHA.dc_sum = 0; 
    adc.yLA.dc_sum = 0; 
    adc.yHB.dc_sum = 0; 
    adc.yLB.dc_sum = 0; 
    adc.flag_cal = 1; 
  } 
 
  // fast filter ADC results 
  adc.vhi.filt = (3*adc.vhi.filt + 
              ((adc.vhi.raw_hi + adc.vhi.raw_lo)>>1) + 2)>>2; 
  adc.vhi_mid.filt = (3*adc.vhi_mid.filt + 
            ((adc.vhi_mid.raw_hi + adc.vhi_mid.raw_lo)>>1) + 2)>>2; 
  adc.vac_ac.filt = (3*adc.vac_ac.filt + 
            ((adc.vac_ac.raw_hi + adc.vac_ac.raw_lo)>>1) + 2)>>2; 
  adc.vac_bc.filt = (3*adc.vac_bc.filt + 
            ((adc.vac_bc.raw_hi + adc.vac_bc.raw_lo)>>1) + 2)>>2; 
  adc.vac_ab.filt = adc.vac_ac.filt - adc.vac_bc.filt; 
  adc.iac_a.filt = adc.iac_a.raw; 
  adc.iac_b.filt = adc.iac_b.raw; 







  // check for analog faults 
  if ( (adc.iac_a.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_a.filt < -VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt > VSI_TRIP_IAC_OC) 
    || (adc.iac_b.filt < -VSI_TRIP_IAC_OC) ) 
  { 
    VSI_FAST_STOP(); // fast shutdown 
    main_fault_set_int(FAULT_SW_AC_OC); 
  } 
 
  // poll over current hardware trip since interrupt is level triggered 
  if (GET_I_OV_TRIP()) 
  { 
    VSI_FAST_STOP(); // fast shutdown 
    main_fault_set_int(FAULT_HW_AC_OC); 
  } 
  // poll over voltage hardware trip since interrupt is level triggered 
  if (GET_VDC1_OV_TRIP()) 
  { 
    VSI_FAST_STOP(); // fast shutdown 
    main_fault_set_int(FAULT_HW_VHI_OV); 






  adc.count_rms_in++; 
  adc.vhi.dc_sum += (int32)adc.vhi.filt; 
  adc.vhi_mid.dc_sum += (int32)adc.vhi_mid.filt; 
 
  if (adc.count_rms_in >= COUNT_DC_IN) 
  { 
    adc.flag_rms_in = 1; 
    adc.vhi.dc_sum_bak = adc.vhi.dc_sum; 
    adc.vhi.dc_sum = 0L; 
    adc.vhi_mid.dc_sum_bak = adc.vhi_mid.dc_sum; 
    adc.vhi_mid.dc_sum = 0L; 
 
    adc.count_rms_in = 0; 
  } 
 
  adc.count_rms++; 
  adc.iac_a.rms_sum += (int32)(((int32)adc.iac_a.filt*(int32)adc.iac_a.filt) 
                  >>ADC_RMS_PS); 
  adc.iac_a.dc_sum += (int32)adc.iac_a.filt; 
  adc.iac_b.rms_sum += (int32)(((int32)adc.iac_b.filt*(int32)adc.iac_b.filt) 
                  >>ADC_RMS_PS); 
  adc.iac_b.dc_sum += (int32)adc.iac_b.filt; 
 
  adc.i_dg.rms_sum += (int32)(((int32)adc.i_dg.filt*(int32)adc.i_dg.filt) 
                  >>ADC_RMS_PS); 
  adc.i_dg.dc_sum += (int32)adc.i_dg.filt; 
 
  adc.vac_ac.rms_sum += (int32)(((int32)adc.vac_ac.filt*(int32)adc.vac_ac.filt) 
                  >>ADC_RMS_PS); 
  adc.vac_ac.dc_sum += (int32)adc.vac_ac.filt; 
  adc.vac_bc.rms_sum += (int32)(((int32)adc.vac_bc.filt*(int32)adc.vac_bc.filt) 
                  >>ADC_RMS_PS); 
  adc.vac_bc.dc_sum += (int32)adc.vac_bc.filt; 
  adc.vac_ab.rms_sum += (int32)(((int32)adc.vac_ab.filt*(int32)adc.vac_ab.filt) 
                  >>ADC_RMS_PS); 
  adc.vac_ab.dc_sum += (int32)adc.vac_ab.filt; 
 
  adc.p_total.rms_sum += (int32)( 
        (((int32)adc.iac_a.filt*(int32)adc.vac_ac.filt)>>ADC_RMS_PS) 
      + (((int32)adc.iac_b.filt*(int32)adc.vac_bc.filt)>>ADC_RMS_PS) ); 
  adc.q_total.rms_sum += (int32)( 
      (((int32)adc.iac_a.filt*(2*((int32)adc.vac_bc.filt)-
((int32)adc.vac_ac.filt)))>>ADC_RMS_PS) 
      - (((int32)adc.iac_b.filt*(2*((int32)adc.vac_ac.filt)-
((int32)adc.vac_bc.filt)))>>ADC_RMS_PS) ); 
//Q=((vbc-0.5*vac).*ia-(vac-0.5*vbc).*ib)*2/sqrt(3) 
  // only update rms sum over full cycle 
  if (phase_a < phase_step) 
  { 
    adc.flag_rms = 1; 
    adc.iac_a.rms_sum_bak = adc.iac_a.rms_sum; 
    adc.iac_a.rms_sum = 0L; 
    adc.iac_a.dc_sum_bak = adc.iac_a.dc_sum; 
    adc.iac_a.dc_sum = 0L; 
    adc.iac_b.rms_sum_bak = adc.iac_b.rms_sum; 
    adc.iac_b.rms_sum = 0L; 
    adc.iac_b.dc_sum_bak = adc.iac_b.dc_sum; 
    adc.iac_b.dc_sum = 0L; 
 
    adc.i_dg.rms_sum_bak = adc.i_dg.rms_sum; 
    adc.i_dg.rms_sum = 0L; 
    adc.i_dg.dc_sum_bak = adc.i_dg.dc_sum; 
    adc.i_dg.dc_sum = 0L; 
 
    adc.vac_ac.rms_sum_bak = adc.vac_ac.rms_sum; 
    adc.vac_ac.rms_sum = 0L; 
    adc.vac_ac.dc_sum_bak = adc.vac_ac.dc_sum; 
    adc.vac_ac.dc_sum = 0L; 
    adc.vac_bc.rms_sum_bak = adc.vac_bc.rms_sum; 
    adc.vac_bc.rms_sum = 0L; 
    adc.vac_bc.dc_sum_bak = adc.vac_bc.dc_sum; 
    adc.vac_bc.dc_sum = 0L; 
    adc.vac_ab.rms_sum_bak = adc.vac_ab.rms_sum; 
    adc.vac_ab.rms_sum = 0L; 
    adc.vac_ab.dc_sum_bak = adc.vac_ab.dc_sum; 
    adc.vac_ab.dc_sum = 0L; 
    adc.p_total.rms_sum_bak = adc.p_total.rms_sum; 
    adc.p_total.rms_sum = 0L; 
    adc.q_total.rms_sum_bak = adc.q_total.rms_sum; 
    adc.q_total.rms_sum = 0L; 
 
    adc.count_rms_bak = adc.count_rms; 
    adc.count_rms = 0; 
  } 
  if (phase_a < phase_step) 
  { 
//    DIGIO6_SET(); // debug 
 
    // check for enable 
    if (vsi_en_outputs == 2) 
    { 
//      GrabRun(); 
      // do this multiple times to get the right compare values buffered 
      vsi_en_outputs--; 
      Ia_int1 = int1a_init; 
      Ia_int2 = int2a_init; 
      Ib_int1 = int1b_init; 
      Ib_int2 = int2b_init; 
    } 
  } 
  else if (phase_a > 0x40000000L) 
  { 
//    DIGIO6_CLEAR(); // debug 
  } 
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  else if (vsi_en_outputs == 1) 
  { 
    vsi_en_outputs = 0; 
    VSI_ENABLE(); 
    // Initialize the PR values to the calculated points 
    Ia_int1 = int1a_init; 
    Ia_int2 = int2a_init; 
    Ib_int1 = int1b_init; 
    Ib_int2 = int2b_init; 





//  SET_DA2810_X2_2(); 
  // Vhi PI current loop 
  if (op_mode_vsi == VSI_CV) 
  { 
    vhi.err = vhi.targ_adc - adc.vhi.filt; 
    vhi.err_int = (long)vhi.err * (long)vhi.Ki; 
    if (vhi.underflow) 
    { 
      if (vhi.err_int > 0) 
      { 
        vhi.err_int_sum += vhi.err_int; 
      } 
    } 
    else if (vhi.overflow) 
    { 
      if (vhi.err_int < 0) 
      { 
        vhi.err_int_sum += vhi.err_int; 
      } 
    } 
    else 
    { 
      vhi.err_int_sum += vhi.err_int; 
    } 
    id_targ_adc = -(((long)vhi.err + (vhi.err_int_sum>>I_SHIFT_VHI)) 
           * (long)vhi.Kp)>>P_SHIFT_VHI; 
 
    // check for over voltage 
    if (vhi.err < -VHI_OS_LIM_SET) 
    { 
      if (iac_lim_adc != 0) 
      { // only reset integrator the first time 
        vhi.err_int_sum = ((int32)(-vhi.err))<<I_SHIFT_VHI; 
      } 
      iac_lim_adc = 0; 
    } 
    else if (vhi.err > -VHI_OS_LIM_CLEAR) 
    { 
      iac_lim_adc = IAC_MAX; 
    } 
 
    // check for saturation 
    if (id_targ_adc > iac_lim_adc) 
    { 
      id_targ_adc = iac_lim_adc; 
      vhi.overflow = 1; 
      vhi.underflow = 0; 
    } 
    else if (id_targ_adc < -IAC_MAX) 
    { 
      id_targ_adc = -IAC_MAX; 
      vhi.overflow = 0; 
      vhi.underflow = 1; 
    } 
    else 
    { 
      vhi.overflow = 0; 
      vhi.underflow = 0; 
    } 
  } 
 




  CLosed Loop Current Regulation Code (PR) 
============================================================================*/ 
/** 
Sensorless approach for L System. 
\author A.Nazib 
\par History: 
\li 20/10/18 AN  
*/  
  /* ========================================================================= 
  Current Reference Generation 
============================================================================*/ 
 
  if(flag_step) 
  { 
    //Stepping Enabled 
    if((step_count >=  STEP_TIMER)&&(phase_a<phase_step)) 
    { 
      step_current = !step_current; 
      step_count = 0; 
      if (GrabIdle()) 
        { 
          GrabRun();  // start grab recording 
        } 
 
    } 
     
    if(step_current) 
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      { 
     
      iac_a.targ_adc = (((long)cos_table[index_a]*(long)id_ref_adc)>>14); 
      iac_b.targ_adc = (((long)cos_table[index_b]*(long)id_ref_adc)>>14); 
 
      } 
    else 
    { 
      iac_a.targ_adc = 
(((long)cos_table[index_a]*(long)(id_ref_adc+id_step_ref_adc))>>14); 
      iac_b.targ_adc = 
(((long)cos_table[index_b]*(long)(id_ref_adc+id_step_ref_adc))>>14); 
 
    } 
     
    step_count++; 
  } 
  else  
    { //Stepping Disabled 
      if(op_mode_vsi == VSI_CI) 
        { 
          iac_a.targ_adc = (((long)cos_table[index_a]*(long)id_ref_adc)>>14); 
          iac_b.targ_adc = (((long)cos_table[index_b]*(long)id_ref_adc)>>14); 
        } 
      step_count = 0; 
      step_current = 0; 
    } 
     
 
  iac_a.err_prop = (int32)(iac_a.targ_adc - adc.iac_a.raw); 
  iac_b.err_prop = (int32)(iac_b.targ_adc - adc.iac_b.raw); 
 
  if (sw_sat != 0) 
  { 
    //Fundamental 
    iac_a.err_int = 0; 
    iac_b.err_int = 0; 
     
    //5th 
    iac_a.err_int2 = 0; 
    iac_b.err_int2 = 0; 
     
    //7th 
    iac_a.err_int3 = 0; 
    iac_b.err_int3 = 0; 
     
    //11th 
    iac_a.err_int4 = 0; 
    iac_b.err_int4 = 0; 
  } 
  else 
  { 
    //Fundamental 
    iac_a.err_int = iac_a.err_prop*DEF_KI_RES; 
    iac_b.err_int = iac_b.err_prop*DEF_KI_RES; 
     
    //5th 
    iac_a.err_int2 = iac_a.err_prop*DEF_RES_5th; 
    iac_b.err_int2 = iac_b.err_prop*DEF_RES_5th; 
     
    //7th 
    iac_a.err_int3 = iac_a.err_prop*DEF_RES_7th; 
    iac_b.err_int3 = iac_b.err_prop*DEF_RES_7th; 
     
    //11th 
    iac_a.err_int4 = iac_a.err_prop*DEF_RES_11th; 
    iac_b.err_int4 = iac_b.err_prop*DEF_RES_11th; 
 
  } 
 
  /* ========================================================================= 
Phase A 
============================================================================ */ 
  //Fundamental 
  iac_a.err_diff_sum  = (int32)(iac_a.err_int-iac_a.err_int_sum1); 
  iac_a.err_int_sum  += (int32)((iac_a.err_int-iac_a.err_int_sum1)/VSI_FINT_INT); 
  iac_a.err_int_sum1 += (int32)((fll.w_sqr_fll*iac_a.err_int_sum)>>W_SHIFT_RES); 
  iac_a.beta_est      = (int32)((iac_a.err_int_sum1*DEF_W_FUND)>>(W_SHIFT_FUND-
1)); 
   
  //5th 
  iac_a.err_diff_sum1   = (int32)(iac_a.err_int2-iac_a.err_int_sum3); 
  iac_a.err_int_sum2   += (int32)((iac_a.err_int2-
iac_a.err_int_sum3)/VSI_FINT_INT); 
  iac_a.err_int_sum3   += 
(int32)((fll.w_sqr_fll*25*iac_a.err_int_sum2)>>W_SHIFT_RES); 
   
  //7th 
  iac_a.err_diff_sum2   = (int32)(iac_a.err_int3-iac_a.err_int_sum5); 
  iac_a.err_int_sum4   += (int32)((iac_a.err_int3-
iac_a.err_int_sum5)/VSI_FINT_INT); 
  iac_a.err_int_sum5   += 
(int32)((fll.w_sqr_fll*49*iac_a.err_int_sum4)>>W_SHIFT_RES); 
   
  //11th 
  iac_a.err_diff_sum3   = (int32)(iac_a.err_int4-iac_a.err_int_sum7); 
  iac_a.err_int_sum6   += (int32)((iac_a.err_int4-
iac_a.err_int_sum7)/VSI_FINT_INT); 
  iac_a.err_int_sum7   += 
(int32)((fll.w_sqr_fll*121*iac_a.err_int_sum6)>>W_SHIFT_RES); 
   
   
  t_a_cnt = (int16)(((iac_a.err_prop + ((iac_a.err_int_sum+iac_a.err_int_sum2\ 
            
+iac_a.err_int_sum4+iac_a.err_int_sum6)>>I_SHIFT_RES))*iac_a.Kp)>>P_SHIFT_IAC); 
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  /* ========================================================================= 
Phase B 
============================================================================ */ 
   
  //Fundamental 
  iac_b.err_diff_sum  = (int32)(iac_b.err_int-iac_b.err_int_sum1); 
  iac_b.err_int_sum  += (int32)((iac_b.err_int-iac_b.err_int_sum1)/VSI_FINT_INT); 
  iac_b.err_int_sum1 += (int32)((fll.w_sqr_fll*iac_b.err_int_sum)>>W_SHIFT_RES); 
  iac_b.beta_est      = (int32)((iac_b.err_int_sum1*DEF_W_FUND)>>(W_SHIFT_FUND-
1)); 
   
    //5th 
  iac_b.err_diff_sum1   = (int32)(iac_b.err_int2-iac_b.err_int_sum3); 
  iac_b.err_int_sum2   += (int32)((iac_b.err_int2-
iac_b.err_int_sum3)/VSI_FINT_INT); 
  iac_b.err_int_sum3   += 
(int32)((fll.w_sqr_fll*25*iac_b.err_int_sum2)>>W_SHIFT_RES); 
   
  //7th 
  iac_b.err_diff_sum2   = (int32)(iac_b.err_int3-iac_b.err_int_sum5); 
  iac_b.err_int_sum4   += (int32)((iac_b.err_int3-
iac_b.err_int_sum5)/VSI_FINT_INT); 
  iac_b.err_int_sum5   += 
(int32)((fll.w_sqr_fll*49*iac_b.err_int_sum4)>>W_SHIFT_RES); 
   
  //11th 
  iac_b.err_diff_sum3   = (int32)(iac_b.err_int4-iac_b.err_int_sum7); 
  iac_b.err_int_sum6   += (int32)((iac_b.err_int4-
iac_b.err_int_sum7)/VSI_FINT_INT); 
  iac_b.err_int_sum7   += 
(int32)((fll.w_sqr_fll*121*iac_b.err_int_sum6)>>W_SHIFT_RES); 
     
 
  t_b_cnt = (int16)(((iac_b.err_prop + ((iac_b.err_int_sum+iac_b.err_int_sum2\ 
            
+iac_b.err_int_sum4+iac_b.err_int_sum6)>>I_SHIFT_RES))*iac_b.Kp)>>P_SHIFT_IAC); 





  //timing bit 
 
  // Calculate current errors 
  // in simple terms the error is defined as 
  // ia_err = ia(target) - ia(measured) 
  // targ_adc and raw are in adc counts. Converted to amps by multiplying by 
  // the ADC_IAC_SC factor expressed as an integer - ie. scaled by SMALL_Q 
  // after the fixed point multiplication the scaling factor SMALL_Q must be 
  // removed, however we wish to express the error answer as an integer scaled 
  // by FIX_Q, so the shift is modified. 




  //First determine scale factor for DC bus compensation 
  //DC bus compensation = mod_depth * nominal_DC_bus/real_DC_bus 
  //DC Bus compensation only applies above the minimum DC Bus voltage 
  if (adc.vhi.filt > MIN_ADC_VDC_COMP) 
  { 
    adc_vdc_comp = adc.vhi.filt; 
  } 
  else 
  { 
    adc_vdc_comp = MIN_ADC_VDC_COMP; 
  } 
 
  // convert into a unitless ratio for application to the final switching time 
  // Scaled by FIX_Q to enable it to remain an integer 
  DCBUS_comp = (int32)(VHI_NOM_COUNT_FIX/adc_vdc_comp); 
 
  //Then determine rotating phasor 
  /*need to tell fundamental freq from phase step. 
    phase step is a portion of 2^32, stepped at FINT_VSI. 
    Formula is : phase_step * FINT_VSI/2^32 
 
    phase_step is scaled by 2^32, so phase_step^2 is scaled by 2^64. 
    Therefore W_TS_CONST has a >> by 64 to remove this offset. 
    w_ts_sq is scaled by FIX_Q to maintain the integer. 
    computation is completed with floating point multiplications. 
  */ 
 
  //t_a_cnt = (int16)(((int32)t_a_cnt *DCBUS_comp ) >> FIX_Q); 
 
  //floating point version 
//  ib_prop = ib_error * KP_IAC; 
//  int1b   += (ib_err_ki - int2b) / FINT_VSI; 
//  int2b   += int1b * w_ts_sq; 




  // Convert demanded inst. voltage to switching time 
  if (op_mode_vsi != VSI_OL) 
  { 
    t_a = t_a_cnt; 
    t_b = t_b_cnt; 
  } 
  else 
  { 
    t_a = ((long)cos_table[index_a]*(long)-mod_vsi_period)>>14; 
    t_b = ((long)cos_table[index_b]*(long)-mod_vsi_period)>>14; 
  } 
// calculate t_c from t_a and t_b 
  t_c = -t_a - t_b; 
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  /*  determine offset for effective 3rd harmonic injection 
    t_off = -(max(Va,Vb,Vc)+min(Va,Vb,Vc))/2; */ 
  if (t_a > t_b) 
  { 
    if (t_a > t_c) 
    { 
      if (t_b > t_c) 
        t_off = t_b>>1; 
      else 
        t_off = t_c>>1; 
    } 
    else 
    { 
      t_off = t_a>>1; 
    } 
  } 
  else 
  { 
    if (t_b > t_c) 
    { 
      if (t_a > t_c) 
        t_off = t_a>>1; 
      else 
        t_off = t_c>>1; 
    } 
    else 
    { 
      t_off = t_b>>1; 
    } 
  } 
 
  // add offset into t_a, t_b and t_c 
  t_a = t_a + t_off; 
  t_b = t_b + t_off; 
  t_c = t_c + t_off; 
 
 
  /* clamp switch times for pulse deletion and saturation */ 
  sw_sat = 0; 
 
  // A phase 
  if (t_a >= MAX_TIME) 
  { 
    EvbRegs.CMPR4 = 0; 
    sw_sat++; 
  } 
  else if (t_a <= -MAX_TIME) 
  { 
    if (!V_Asat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR4 = PERIOD - 1; 
    else 
      EvbRegs.CMPR4 = PERIOD; 
    V_Asat = 1; 
    sw_sat++; 
  } 
  else 
  { 
    if (V_Asat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR4 = PERIOD; 
    else 
      EvbRegs.CMPR4 = PERIOD_2 - t_a; 
    V_Asat = 0; 
  } 
 
  // B phase 
  if (t_b >= MAX_TIME) 
  { 
    EvbRegs.CMPR5 = 0; 
    sw_sat++; 
  } 
  else if (t_b <= -MAX_TIME) 
  { 
    if (!V_Bsat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR5 = PERIOD - 1; 
    else 
      EvbRegs.CMPR5 = PERIOD; 
    V_Bsat = 1; 
    sw_sat++; 
  } 
  else 
  { 
 
    if (V_Bsat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
      EvbRegs.CMPR5 = PERIOD; 
    else 
      EvbRegs.CMPR5 = PERIOD_2 - t_b; 
    V_Bsat = 0; 
  } 
  // C phase 
  if (t_c > MAX_TIME) 
  { 
//    EvaRegs.CMPR3 = 0; 
    EvaRegs.CMPR1 = 0; 
    sw_sat++; 
  } 
  else if (t_c <= -MAX_TIME) 
  { 
    if (!V_Csat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
    { 
      EvaRegs.CMPR1 = PERIOD - 1; 
    } 
    else 
    { 
      EvaRegs.CMPR1 = PERIOD; 
    } 
    V_Csat = 1; 
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    sw_sat++; 
  } 
  else 
  { 
    if (V_Csat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
    { 
      EvaRegs.CMPR1 = PERIOD; 
    } 
    else 
    { 
      EvaRegs.CMPR1 = PERIOD_2 - t_c; 
    } 
    V_Csat = 0; 
  } 
 
/* ========================================================================= 
    ***Sine/Cosine lookup *** 
============================================================================*/ 
  index_a = (phase_a>>22)|0x0001;//Scaled to suit counts 1024 
  index   = (phase_a_comp>>22)|0x0001;//Scaled to suit counts 1024 
  #ifndef PSIM_VERSION 
    phase_b = phase_a - phase_120; 
  #else 
 
    phase_b = phase_a +(-phase_120); 
  #endif 
  index_b = (phase_b>>22)|0x0001; // to access high word of 32 bit sine table 
  // Calculate instanteous current references 
  // interpolate more accurate sine value 
  sin_val = sin_table[index]; 
  cos_val = cos_table[index]; 
///* ========================================================================= 
//    ***Sensorless*** 
//============================================================================*/ 
/** 
Sensorless PLL + Unbalanced Compensation. 
\author A.Nazib 
\par History: 
\li 20/10/18 AN  
*/   
// 
//  //***Clarkes Transform ***// 
    fll.alpha_targ = iac_a.err_prop; 
    fll.beta_targ = 
(int32)(((iac_a.err_prop+(iac_b.err_prop<<1))*DEF_SQRT3)>>SHIFT_CLARKE); 
     
    fll.alpha_x = iac_a.beta_est; 
    fll.beta_y = 
(int32)(((iac_a.beta_est+(iac_b.beta_est<<1))*DEF_SQRT3)>>SHIFT_CLARKE); 
     
    fll.alpha_meas = adc.iac_a.raw; 
    fll.beta_meas  = 
(int32)(((adc.iac_a.raw+(adc.iac_b.raw<<1))*DEF_SQRT3)>>SHIFT_CLARKE); 
     
// FLL 
    fll.Ed = id_ref_adc; 
      if(fll.Ed==0) 
        { 
          fll.Ed=MIN_ED; 
        } 
    fll.Eq = (int32)(((fll.beta_targ *fll.alpha_meas) - 
((fll.alpha_targ*fll.beta_meas)))); 
    fll.omega += (int32)(((fll.Eq/fll.Ed)*DEF_KI_FLL)); 
      if(fll.omega>=(DEF_W_NOM_FLL<<1)||fll.omega<=(DEF_W_NOM_FLL>>1)) 
        { 
          fll.omega=DEF_W_NOM_FLL; 
        } 
    fll.w_sqr_fll = 
(int32)(((fll.omega>>(I_SHIFT_FLL))*(fll.omega>>(I_SHIFT_FLL))*DEF_I_FLL)>>(I_FLL_
SHIFT)); 
//     
 
// /* ========================================================================= 
//    ***FLL*** 
// ============================================================================*/ 
/** 
Sensorless PLL + Unbalanced Compensation. 
\author A.Nazib 
\par History: 
\li 20/10/18 AN  
*/   
 
 //Angle updates in current controller// 
 
  phase_a_comp  = atan2_fp(fll.beta_y,fll.alpha_x); 
  #ifndef PSIM_VERSION 
  if (op_mode_vsi != VSI_CI) 
    { 
    phase_a+=phase_step; 
 
    } 
  else 
    { 
    phase_a = phase_a_comp+phase_90-(id_ref_adc*DEF_KPLL_F)-DEF_COMP_DELAY; 
    } 
  #else 
   
  if (op_mode_vsi != VSI_CI) 
    { 
    phase_a+=phase_step; 
 
    } 
    else 
    { 
    phase_a = phase_a_comp+phase_90+(-(id_ref_adc*DEF_KPLL_F)+(-DEF_COMP_DELAY)); 
//Compensate for Lf drop & delay 
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    } 







  if (GrabRunning()) 
  { 
//    grab_dec++; 
//    if (grab_dec > GRAB_DEC) 
    grab_dec++; 
    if(grab_dec==30) 
    { 
    /*  if(test_flag==0) 
      { 
    pll.omega = 314; 
    pll.alpha_int = 0; 
    pll.beta_int = 0; 
    pll.Ed = 0; 
    pll.Eq = 0; 
    pll.err_k = 0; 
    sin_val = 0; 
    cos_val = 0; 
    pll.lpf = 0; 
    norm_lpf = 0; 
    pll.prop_pll = 0; 
    pll.int_sum_pll = 0; 
    theta_pll = 0; 
    phase_b = 0; 
    index = 0; 




      grab_dec = 0; 
      //GrabStore(0,sogi_pll.Ed); 
      //GrabStore(1,sogi_pll.Eq); 
      GrabStore(0,iac_a.err_prop); 
      GrabStore(1,adc.iac_a.raw); 
      GrabStore(2,fll.omega); 
      //GrabStore(5,theta_pll); 
      //GrabStore(3,Ia_int1);//adc.iac_b.filt); 
      //GrabStore(4,Ia_int2);//adc.q_total.rms_sum); 
      //GrabStore(5,Ia_ctrl);//adc.count_rms); 
 
      GrabStep(); 
    } 
 
  } 
 
#endif 
  //timing bit 
  CLEAR_GPIOB4(); 
 
//  CLEAR_DA2810_X2_2(); 
 
//  CLEAR_DA2810_X2_1(); 
 
  // clear flag for saturation operation 
  EvaRegs.EVAIFRA.bit.T1UFINT = 1; 
 
// prepare for next interrupt 
  AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Acknowledge interrupt to PIE 
} /* end isr_pwm */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 02/05/07 AM - initial creation 
\li 31/10/14 PM - Modified to include both PDPINTA and PDPINTB trips 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_pdpint, "ramfuncs"); 
#endif 
interrupt void isr_pdpint(void) 
{ 
  VSI_FAST_STOP(); 
  main_fault_set_int(FAULT_PDPINT); 
  fault_gate_flag = 1; 
  EvaRegs.EVAIFRA.all = BIT0; 
  EvbRegs.EVBIFRA.all = BIT0; 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
} /* end isr_pdpint */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 21/03/07 AM - initial creation 
\li 11/11/09 AM - added Iac O/C event restart rather than trip 
\li 22/12/09 AM = removed Iac O/C event restart 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_over_current, "ramfuncs"); 
#endif 
interrupt void isr_over_current(void) 
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{ 
  VSI_FAST_STOP(); 
  main_fault_set_int(FAULT_HW_AC_OC);   // Includes Transformer overcurrent 
 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
} /* end isr_over_current */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 02/05/07 AM - initial creation 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_over_voltage, "ramfuncs"); 
#endif 
interrupt void isr_over_voltage(void) 
{ 
  VSI_FAST_STOP(); 
  main_fault_set_int(FAULT_HW_VHI_OV); 
  // Acknowledge this interrupt to receive more interrupts from group 1 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 






//& subgraph cluster0 { node [style=filled] 
//& color=midnightblue; 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function initialises the ADC, the PWM, and LEDs. It resets the RMS target 
voltage to zero. It resets the target output voltage to zero and makes sure 
that the soft charge relay and main contactor are open. 
 





\li 22/06/05 AM - initial creation 
\li 10/04/08 PM - ported from 25kVA Boost Code 
*/ 
//& st_vsi_init [shape=box,style=bold,peripheries=2,color=black,label="Init VSI"] 
void st_vsi_init(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    adc_init(); 
    pwm_init(); // initialises VSI stage 
    vsi_init_val(); 
    VSI_FAST_STOP(); 
     
    led_set(LED_INIT); 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
    ENABLE_DIGOUT(); 
 
    wd_timer[WD_CHARGE] = START_DELAY;  // msec 
  } 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
    //& st_vsi_init -> st_vsi_cal [style=bold,label="start delay finished"] 
    NEXT_STATE(vsi_state,st_vsi_cal); 
  } 
  //& st_vsi_init -> st_vsi_init [label="Wait"] 
} /* end st_vsi_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The current inputs from the LEMs have significant offsets due to tolerance 
variations between the LEMs and the op amp inputs. This function waits for the 





\li 09/08/07 AM - initial creation 
\li 10/04/08 PM - Ported from 25kVA Boost code 
\li 28/05/09 AM - changed next state from charging to vin_uv 
*/ 
//& st_vsi_cal [label="Initial Calibration"] 
void st_vsi_cal(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    wd_timer[WD_CHARGE] = CAL_DELAY; 
    led_set(LED_INIT); 
  } 
 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
/*    cal_base_idc += (int16)((double)adc.idc_out.dc_sum_bak 
                /(double)COUNT_DC_IN); 
*/ 
    cal_complete = 1; 
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    if (op_mode_vsi == VSI_OL || op_mode_vsi == VSI_CI ) 
    { 
      NEXT_STATE(vsi_state,st_vsi_cal_iac); 
    } 
    else 
    { 
      //& st_vsi_cal -> st_vsi_vin_uv [style=bold,label="init cal done"] 
      NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    } 
  } 
  //& st_vsi_cal -> st_vsi_cal 
} /* end st_vsi_cal */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
On start up and when recovering from a fault condition, the state machine 
waits in this state until the 3 phase input voltage exceeds a minimum ac 
voltage limit. It can then proceed into the IAC calibration state. 
 




\li 01/06/07 AM - initial creation 
\li 07/12/07 PM - Added detection of negative voltage - trigger a fault 
\li 10/04/08 PM - modified for 30kW battery charger - ac voltage detection 
*/ 
//& st_vsi_vin_uv [label="Check AC Input Voltage\nContactor Open\nRelay Open"] 
void st_vsi_vin_uv(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    VSI_FAST_STOP(); 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
    led_set(LED_UV); 
    puts_COM0(" l "); 
  } 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_ST_VIN_UV) != 0) 
  { 
    //& st_vsi_vin_uv -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  if (op_mode_vsi == VSI_OL || op_mode_vsi == VSI_CI) 
  { 
    NEXT_STATE(vsi_state,st_vsi_cal_iac); 
  } 
  if ( (adc.vac_ac.real >= VAC_MIN_CLOSE) 
    && (adc.vac_bc.real >= VAC_MIN_CLOSE) ) 
  { 
    main_fault_clear(~FAULT_ST_VIN_UV); // clear ignored faults 
    //& st_vsi_vin_uv -> st_vsi_cal_iac [style=bold,label="AC Volts\nin Range"] 
    NEXT_STATE(vsi_state,st_vsi_cal_iac); 
  } 
  //& st_vsi_vin_uv -> st_vsi_vin_uv 
} /* end st_vsi_vin_uv */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The current inputs from the LEMs have significant offsets due the tolerance 
variations between the LEMs and the op amp inputs. This function waits for one 
second of rms measurements to take place which allows the dc offset in the AC 
currents to be measured. 
 




\li 15/02/10 AM - initial creation 
*/ 
//& st_vsi_cal_iac [label="Calibrate IAC"] 
void st_vsi_cal_iac(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    cal_mode = CAL_INIT; 
    led_set(LED_INIT); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_cal_iac -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
 
  if (cal_mode == CAL_DONE) 
  { 
    if (op_mode_vsi == VSI_OL || op_mode_vsi == VSI_CI) 
    { 
      NEXT_STATE(vsi_state,st_vsi_charging); 
    } 
    else 
    { 
      //& st_vsi_cal_iac -> st_vsi_seq [style=bold,label="CAL DONE"] 
      NEXT_STATE(vsi_state,st_vsi_seq); 
    } 
  } 
  //& st_vsi_cal_iac -> st_vsi_cal_iac 
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} /* end st_vsi_cal_iac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This state monitors the voltage measurements to determine the phase sequence 
of the supply. This sets constants for the zero crossing offset, the B phase 
target current calculation and the B phase resonant integrator initial values. 
 
You really need to draw phasor diagrams for the positive and negative phase 
sequences to see how this code is working. 
 
The supply is connected to the E13 such that the mesaured quantity vac_ac is 
measuring the Vac line to line voltage and vac_bc is measuring Vbc line to line 
voltage. 
 
The code waits for vac_ac to be negative and then pass through positive going 
zero crossing. At this point, the sign of vac_bc is tested. If it is negative 
then there is a positive sequence supply, otherwise there is a negative 
sequence supply. 
 
This test is taken ten times to avoid a glitch causing a wrong decision. If all 
ten samples agree then the phase sequence is determined. Otherwise the process 
is repeated. 
 
This enables the wiring to the inverter not to influence the ability of the 





\li 04/05/10 AM - initial creation 
\li 28/02/14 PM - Modified initialization of int1b_init and int2b_init 
*/ 
//& st_vsi_seq [label="Determine Phase Sequence\nand Zero Crossing"] 
void st_vsi_seq(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    seq_state = SEQ_INIT; 
    led_set(LED_INIT); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_seq -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
 
  switch (seq_state) 
  { 
    case SEQ_INIT: 
      seq_count = 0; 
      seq_pos_count = 0; 
      puts_COM0("seq "); 
      seq_state = SEQ_WAIT_NEG; 
    break; 
    case SEQ_WAIT_NEG: 
      if (adc.vac_bc.filt < 0) 
      { 
        seq_state = SEQ_WAIT_ZX; 
      } 
    break; 
    case SEQ_WAIT_ZX: 
      if (adc.vac_bc.filt > 0) 
      { 
        if (adc.vac_ac.filt > 0) 
        { 
          seq_pos_count++; 
          puts_COM0("+ "); 
        } 
        else 
        { 
          puts_COM0("- "); 
        } 
        seq_count++; 
        if (seq_count >= 10) 
        { 
          seq_state = SEQ_DONE; 
          if (seq_pos_count >= 10) 
          { 
            phase_120 = PHASE_120_POS; 
            zx_offset = ZX_OFFSET_POS; 
            int1b_init = 1.0; 
            int2b_init = 1.0; 
          } 
          else if (seq_pos_count == 0) 
          { 
            phase_120 = PHASE_120_NEG; 
            zx_offset = ZX_OFFSET_NEG; 
            int1b_init = -1.0; 
            int2b_init = 1.0; 
          } 
          else 
          { 
            seq_state = SEQ_INIT; 
          } 
        } 
        else 
        { 
          wd_timer[WD_CHARGE] = SEQ_DELAY; 
          seq_state = SEQ_WAIT; 
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        } 
      } 
    break; 
    case SEQ_WAIT: 
      if (wd_timer[WD_CHARGE] == 0) 
      { 
        seq_state = SEQ_WAIT_NEG; 
      } 
    break; 
    case SEQ_DONE: 
      //& st_vsi_seq -> st_vsi_charging [style=bold,label="SEQ OK"] 
      NEXT_STATE(vsi_state,st_vsi_charging); 
    break; 
  } 
  //& st_vsi_seq -> st_vsi_seq 
} /* end st_vsi_seq */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state closes the soft charge relay to charge the input DC bus before the 
main contactor is closed. The end of charge is defined as occurring after 10 
seconds of charging or when the DC bus voltage is within 20V of the AC input 
line to line voltage. If the bus isn't charged after 10 seconds then a charging 




\li 01/06/07 AM - initial creation 
\li 28/05/09 AM - changed end of charge to 10s 
*/ 
//& st_vsi_charging [label="DC Bus Charging"] 
void st_vsi_charging(void) 
{ 
  double 
    vac_max, 
    vdc_lim; 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_ON(); // close soft charge contactor 
 
    wd_timer[WD_CHARGE] = SOFT_CHARGE_TIME; // msec 
    led_set(LED_CHARGE); 
    puts_COM0("c"); 
  } 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_charging -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
 
  // find maximum line to line AC input 
  vac_max = adc.vac_ac.real; 
  if (adc.vac_bc.real > vac_max) 
  { 
    vac_max = adc.vac_bc.real; 
  } 
  vdc_lim = vac_max*1.4 - VDC_VOLT_CHG_DIFF; 
 
  // test for acceptable DC bus voltage after charging 
  if (adc.vhi.real > vdc_lim) 
  { 
    //& st_vsi_charging -> st_vsi_close_contactor [style=bold,label="HVDC OK"] 
    NEXT_STATE(vsi_state,st_vsi_close_contactor); 
  } 
  // no appreciable charging in 2 sec 
  if ( (wd_timer[WD_CHARGE] > BUS_SHORT_DELAY) 
    && (wd_timer[WD_CHARGE] < BUS_SHORT_DELAY+10) ) 
  { 
    if (adc.vhi.real < BUS_SHORT_V) 
    { 
      main_fault_set(FAULT_CHARGE); 
      //& st_vsi_charging -> st_vsi_fault [style=dotted] 
      NEXT_STATE(vsi_state,st_vsi_fault); 
    } 
  } 
    // end of charge delay without getting to an acceptable voltage 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
 
    main_fault_set(FAULT_CHARGE); 
    //& st_vsi_charging -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
  } 
  //& st_vsi_charging -> st_vsi_charging 
} /* end st_vsi_charging */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state closes the main contactor once the input bus is charged. It then 
waits for the contactor to close properly before continuing on. The soft 




\li 01/06/07 AM - initial creation 
*/ 
//& st_vsi_close_contactor [label="Close Contactor"] 
void st_vsi_close_contactor(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
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  { 
    DONE_FIRST_STATE(vsi_state); 
    MAIN_CONTACTOR_ON();  // close main contactor 
    SOFT_CHARGE_RELAY_ON(); 
    wd_timer[WD_CHARGE] = 500; // msec 
    led_set(LED_CHARGE); 
    puts_COM0("m"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_close_contactor -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // end of contactor closing delay 
  if (wd_timer[WD_CHARGE] == 0) 
  { 
    SOFT_CHARGE_RELAY_OFF(); // open soft charge relay 
    //& st_vsi_close_contactor -> st_vsi_stop 
[style=bold,label="Contactor\nClosed"] 
    NEXT_STATE(vsi_state,st_vsi_stop); 
    return; 
  } 
  //& st_vsi_close_contactor -> st_vsi_close_contactor 
} /* end st_vsi_close_contactor */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This is the state where the VSI is stopped. There is no switching. In its 
automatic production configuration, the operation waits in this state for 1 
second after the DC bus volts reach the starting value before moving to the 
ramp up state. During the wait, this state checks whether any faults have been 




\li 22/06/05 AM - initial creation 
*/ 




  if (IS_FIRST_STATE(vsi_state)) 
  { 
    zero_flag=0; 
    DONE_FIRST_STATE(vsi_state); 
    VSI_FAST_STOP(); // turn off outputs 
 
 
    led_set(LED_STOP); 
    puts_COM0("s"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_stop -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  if (op_mode_vsi == VSI_CV ) 
  { 
    if ( (adc.vac_bc.real < VAC_MIN_CLOSE) 
      || (adc.vac_ac.real < VAC_MIN_CLOSE) ) 
    { 
      //& st_vsi_stop -> st_vsi_vin_uv [style=dashed] 
      NEXT_STATE(vsi_state,st_vsi_vin_uv); 
      return; 
    } 
  } 
  // check voltage is above limits AND contactor is reporting as closed 
  if ( (adc.vhi.filt > VSI_VDC_START) && IS_DIGIN1() ) 
  { 
    if (is_vsi_switching != 0) 
    { 
      puts_COM0("1"); 
      // Voltage at stop state to be used to give a better PR initialization 
      vrms_stop = (adc.vac_bc.real + adc.vac_ac.real)/2.0; 
      if (op_mode_vsi == VSI_OL) 
      { 
        NEXT_STATE(vsi_state,st_vsi_ramp_ol); 
      } 
 
      else if (op_mode_vsi == VSI_CI) 
      { 
              NEXT_STATE(vsi_state,st_vsi_ramp_cl); 
      } 
 
      else 
      { 
        //& st_vsi_stop -> st_vsi_start [style=bold] 
        NEXT_STATE(vsi_state,st_vsi_start); 
      } 
    } 
  } 
  // keep target following actual bus voltage 
  vhi.targ_adc = adc.vhi.filt; 
  //& st_vsi_stop -> st_vsi_stop 
} /* end st_vsi_stop */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function starts the VSI switching before initiating the ramp for the 
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particular mode of operation. 
 
The resonant integrator variables are initialised so that when the rectifier 
starts switching, the voltage produced matches the input voltage so there is 
no transient current. This also requires that the switching is enabled at the 
A phase zero crossing and that the compare registers have the right values 




\li 28/11/08 AM - initial creation 
\li 09/12/11 DS - modified for NY 5kW ACREC testing 
*/ 
//& st_vsi_start [label="Start Switching"] 
void st_vsi_start(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    led_set(LED_RAMP); 
    puts_COM0("S"); 
  } 
  if (in_sync != 0) 
  { 
    // Initialize the Resonant Controller 
    int1a_init = 0.0; 
    int2a_init = vrms_stop*RES_VAR_SC; 
    int1b_init *= int2a_init*RES_IBINT1_SC; 
    int2b_init *= -0.5*int2a_init; 
    vhi.err_int_sum = 0L; 
 
    if ( (op_mode_vsi == VSI_CV) 
      || (op_mode_vsi == VSI_CI) ) 
    { 
      vhi.targ_adc = adc.vhi.filt; 
      //& st_vsi_start -> st_vsi_ramp_cl [style=bold,label="CV/CI"] 
      NEXT_STATE(vsi_state,st_vsi_ramp_cl); 
    } 
    else if (op_mode_vsi == VSI_OL) 
    { 
      id_targ_adc = 0; 
      iq_targ_adc = 0; 
 
      //& st_vsi_start -> st_vsi_ramp_ol [style=dashed,label="OL"] 
      NEXT_STATE(vsi_state,st_vsi_ramp_ol); 
    } 
    vsi_en_outputs = 2; 
  } 
  else 
  { 
    //& st_vsi_start -> st_vsi_vin_uv [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    return; 
  } 
} /* end st_vsi_start */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This function starts the VSI switching and ramps the target AC current up 
to the reference AC current. This ramp rate is determined by the step size 
STEP_IAC and the calling frequency of this state machine which is assumed to 
be 1msec. 
 
If a fault is detected the next state is the fault state. If the VSI is 
stopped or there is a low of synchronisation then the next state is the Vin 
under voltage state.  Otherwise, once the target reaches the reference, the 




\li 28/09/05 AM - initial creation 
\li 18/11/05 AM - sped up ramp 
*/ 
//& st_vsi_ramp_ol [label="Open Loop\nMode Ramp"] 
void st_vsi_ramp_ol(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    vsi_en_outputs = 2; // triggrt PWM to enable 
 
    DONE_FIRST_STATE(vsi_state); 
    VSI_ENABLE(); 
 
 
    puts_COM0("u"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_ramp_ol -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // check for stop signal 
  if (is_vsi_switching == 0) 
  { 
    //& st_vsi_ramp_ol -> st_vsi_vin_cal [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_cal); 
    return; 
  } 
  // check for target reached 
/*  else 
  { 
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    if ((id_targ_adc >= id_ref_adc)&&(iq_targ_adc >= iq_ref_adc)) 
    { 
      //& st_vsi_ramp_ol -> st_vsi_run [style=dashed] 
      NEXT_STATE(vsi_state,st_vsi_run); 
    } 
    // ramp reference towards target 
    else 
    { 
      if (id_targ_adc < id_ref_adc) 
      { 
        id_targ_adc += STEP_IAC_ADC; 
      } 
      if (iq_targ_adc < iq_ref_adc) 
      { 
        iq_targ_adc += STEP_IAC_ADC; 
      } 
    } 
  }*/ 
  //& st_vsi_ramp_ol -> st_vsi_ramp_ol 
} /* end st_vsi_ramp_ol */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function ramps the target output voltage from the initial bus voltage up 
to the reference bus voltage in voltage control mode. 
 
This ramp rate is determined by the step size STEP_VHI and the calling 
frequency of this state machine which is assumed to be 1msec. 
 
If a fault is detected the next state is the fault state. If the VSI is 
stopped or there is a low of synchronisation then the next state is the Vin 
under voltage state. Otherwise, once the target reaches the reference, the 




\li 15/02/10 AM - initial creation 
*/ 
//& st_vsi_ramp_cl [label="Closed Loop\nMode Ramp"] 
void st_vsi_ramp_cl(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    vsi_en_outputs = 2; 
    DONE_FIRST_STATE(vsi_state); 
     
 
    if((zero_flag==0) && (phase_a > 0x00000000L)) 
    { 
    VSI_ENABLE(); 
 
    zero_flag=1; 
    } 
    puts_COM0("cl"); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_ramp_cl -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // check for stop signal or loss of ZX sync 
  /*if ( (is_vsi_switching == 0) 
    || (in_sync == 0) ) 
  { 
    //& st_vsi_ramp_cl -> st_vsi_vin_uv [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    return; 
  }*/ 
  // check for target reached 
  if (op_mode_vsi == VSI_CV) 
  { 
    if ( (vhi.targ_adc > vhi.ref_adc - STEP_VHI_ADC) 
      && (vhi.targ_adc < vhi.ref_adc + STEP_VHI_ADC) ) 
    { 
      vhi.targ_adc = vhi.ref_adc; 
      //& st_vsi_ramp_cl -> st_vsi_run [style=bold,label="Target\nReached"] 
      NEXT_STATE(vsi_state,st_vsi_run); 
    } 
    // ramp reference towards target 
    else if (vhi.targ_adc < vhi.ref_adc) 
    { 
      vhi.targ_adc += STEP_VHI_ADC; 
    } 
    else // vhi.targ_adc > vhi.ref_adc 
    { 
      vhi.targ_adc -= STEP_VHI_ADC; 
    } 
  } 
 
//  if (op_mode_vsi == VSI_CI) 
//  { 
//    if ((id_targ_adc >= id_ref_adc)&&(iq_targ_adc >= iq_ref_adc)) 
//    { 
//      //& st_vsi_ramp_ol -> st_vsi_run [style=dashed] 
//      NEXT_STATE(vsi_state,st_vsi_run); 
//    } 
//    // ramp reference towards target 
//    else 
//    { 
//      if (id_targ_adc < id_ref_adc) 
//      { 
//        id_targ_adc += STEP_IAC_ADC; 
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//      } 
//      if (iq_targ_adc < iq_ref_adc) 
//      { 
//        iq_targ_adc += STEP_IAC_ADC; 
//      } 
//    } 
//  } 
 
    if (is_vsi_switching == 0) 
      { 
        //& st_vsi_ramp_ol -> st_vsi_vin_cal [style=dashed] 
        NEXT_STATE(vsi_state,st_vsi_cal); 
        return; 
      } 
  } 
  //& st_vsi_ramp_cl -> st_vsi_ramp_cl 
//} /* end st_vsi_ramp_cl */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
In this state, the VSI is running and following the reference. If the VSI is 
stopped or the DC bus volts drop too low then the next state is the stop 




\li 28/09/05 AM - initial creation 
\li 11/11/09 AM - added test for ramp up after Iac O/C event 
\li 22/12/09 AM = removed Iac O/C event restart 
*/ 




  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    puts_COM0("r "); 
  } 
 
  // check for faults 
  if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
  { 
    //& st_vsi_run -> st_vsi_fault [style=dotted] 
    NEXT_STATE(vsi_state,st_vsi_fault); 
    return; 
  } 
  // check for stop signal or loss of ZX sync 
  /*if ( (is_vsi_switching == 0) 
    || (in_sync == 0) ) 
  { 
    //& st_vsi_run -> st_vsi_vin_uv [style=dashed] 
 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
    return; 
  }*/ 
  if (op_mode_vsi == VSI_CV) 
  { 
    vhi.targ_adc = vhi.ref_adc; 
  } 
  else if (op_mode_vsi == VSI_CI) 
  { 
    id_targ_adc = id_ref_adc; 
    iq_targ_adc = iq_ref_adc; 
  } 
  //& st_vsi_run -> st_vsi_run 
} /* end st_vsi_run */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state is entered when a fault condition has been detected. It is not left 





\li 03/11/05 AM - initial creation 
*/ 
//& st_vsi_fault [color="red",label="Fault State"] 
void st_vsi_fault(void) 
{ 
  if (IS_FIRST_STATE(vsi_state)) 
  { 
    DONE_FIRST_STATE(vsi_state); 
    VSI_FAST_STOP(); // turn off outputs 
    MAIN_CONTACTOR_OFF(); 
    SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
    led_set(LED_FAULT); 
    puts_COM0("f"); 
  } 
 
  if ((main_fault_get_reported()&FAULT_FATAL) == 0) 
  { 
    //& st_vsi_fault -> st_vsi_vin_uv [style=dashed,label="Fault\nCleared"] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
  } 
} /* end st_vsi_fault */ 
 
 









/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function checks for slow faults caused by inputs and outputs exceeding 
thresholds. 
 
For the fuse failure faults: When one of the phases is lost, two of the line 
to line voltages collapse. An overly large difference between the maximum and 
minimum line to line voltages causes a fuse failure fault. The maximum line to 
line voltage is the two good phases while the other one is the bad phase. 
 
Wiring on the Board is 
#- VA to the neutral input, 
#- VB to the A input and 




\li 01/05/08 AM - initial creation 
\li 02/05/08 AM - added Iout trip 
\li 06/05/10 AM - added fuse failure detection 
*/ 
#define PH_BA   0 
#define PH_CA   1 
#define PH_BC   2 
#define FUSE_FAIL_COUNT_MAX   5 
void check_voltage_limits(void) 
{ 
  double 
    vac_min, 
    vac_max, 
    mid_ratio; 
  Uint16 
    max_phase = PH_BA; 
  static Uint16 
    fuse_fail_count = 0; 
 
  // check for input voltage within limits 
  if ( (adc.vac_ac.real > TRIP_VAC_MAX) 
    || (adc.vac_bc.real > TRIP_VAC_MAX) ) 
  { 
    VSI_FAST_STOP(); 
    main_fault_set(FAULT_SW_OVIN); 
  } 
  if (op_mode_vsi ==VSI_CV) 
  { 
    if ( (adc.vac_ac.real < TRIP_VAC_MIN) 
      || (adc.vac_bc.real < TRIP_VAC_MIN) ) 
    { 
      VSI_FAST_STOP(); 
      main_fault_set(FAULT_SW_UVIN); 
    } 
    // check for loss of input phase 
    vac_min = adc.vac_ac.real; 
    if (adc.vac_bc.real < vac_min) 
      vac_min = adc.vac_bc.real; 
 
    vac_max = adc.vac_ac.real; 
    max_phase = PH_CA; 
    if (adc.vac_bc.real > vac_max) 
    { 
      vac_max = adc.vac_bc.real; 
      max_phase = PH_BC; 
    } 
 
    if ( (vac_max > AC_DIFF_MIN) 
      && (vac_min < AC_DIFF_LIM*vac_max) ) 
    { 
      if (fuse_fail_count < FUSE_FAIL_COUNT_MAX) 
      { 
        fuse_fail_count++; 
      } 
      else 
      { 
        VSI_FAST_STOP(); 
        GrabRun(); 
        switch (max_phase) 
        { 
          case PH_BA: 
            main_fault_set(FAULT_C_PH_FUSE); 
          break; 
          case PH_CA: 
            main_fault_set(FAULT_B_PH_FUSE); 
          break; 
          case PH_BC: 
            main_fault_set(FAULT_A_PH_FUSE); 
          break; 
        } 
      } 
    } 
    else if (fuse_fail_count > 0) 
    { 
      fuse_fail_count--; 
    } 
  } 
  if (adc.vhi.real > 50.0) 
  { 
    mid_ratio = adc.vhi_mid.real / adc.vhi.real; 
    if ( (mid_ratio < 0.3) || (mid_ratio > 0.7) ) 
    { 
      main_fault_set(FAULT_VDC_BUS); 
    } 
  } 








/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function initialises the VSI switching and hardware interrupts. It: 
\li Sets the output pins on the DSP to PWM mode 
\li Sets up timer 1 for the PWM carrier 
\li Sets up timer 2 to trigger the ADC conversions 
\li Sets up hardware over current interrupt XINT1 
\li Sets up hardware over Vdc interrupt on XINT2 
\li Maps the interrupt vectors to the appropriate ISRs 
\li Enables the individual interrupts 
\li Starts the timers 




\li 22/06/06 PM - initial creation (derived from k:startup.c) 
\li 23/10/08 AM - enabled deadtime at 3.2us 
\li 01/05/09 AM - reduced dead time to 2.56us 
\li 01/05/09 AM - reduced dead time to 1.92us 
\li 04/05/09 AM - reduced dead time to 1.49us 
\li 25/05/09 PM - increased dead time to 2.56us after testing failures 




// Disable CPU interrupts 
  DINT; 
 
  RESET_GATES(); 
//  RESET_PSSW_GATES(); 
 
  EvaRegs.GPTCONA.all = 0x0000; 
  EvaRegs.EVAIMRA.all = 0x0000; 
  EvaRegs.EVAIFRA.all = BIT0; 
  EvaRegs.COMCONA.all = 0x0000; 
  EvaRegs.ACTRA.all = 0x0000; 
 
  EvbRegs.GPTCONB.all = 0x0000; 
  EvbRegs.EVBIMRA.all = 0x0000; 
  EvbRegs.EVBIFRA.all = BIT0; 
  EvbRegs.COMCONB.all = 0x0000; 
  EvbRegs.ACTRB.all = 0x0000; 
 
  EvaRegs.T1CON.all = 0x0000; 
  EvaRegs.T2CON.all = 0x0000; 
  EvaRegs.T1CNT = 0x0000; 
  EvaRegs.T2CNT = 0x0000; 
 
  EvbRegs.T3CON.all = 0x0000; 
  EvbRegs.T4CON.all = 0x0000; 
  EvbRegs.T3CNT = 0x0000; 
  EvbRegs.T4CNT = 0x0000; 
 
  EvaRegs.CAPCONA.all = 0x0000; 
  EvaRegs.CAPFIFOA.all = 0x0000; 
 
  EALLOW; 
  GpioMuxRegs.GPBDIR.bit.GPIOB8 = 0; // DIGIO7 is the PSSW gate fault input 
 
  //set up test points. 
  //first set up pins as outputs 
  GpioMuxRegs.GPFDIR.bit.GPIOF6 = 1;  //GPIOF6 configured as an output 
  GpioMuxRegs.GPBDIR.bit.GPIOB4 = 1;  //GPIOB4 configured as an output 
  //then set up as GPIO 
  GpioMuxRegs.GPFMUX.bit.CANTXA_GPIOF6 = 0; // enable GPIO pin 
  GpioMuxRegs.GPBMUX.bit.PWM11_GPIOB4 = 0;  // enable GPIO pin 
 
  // set up VSI outputs 
  GpioMuxRegs.GPAMUX.bit.PWM1_GPIOA0 = 1; // enable PWM1 pin  - Phase A 
  GpioMuxRegs.GPAMUX.bit.PWM2_GPIOA1 = 1; // enable PWM2 pin  - Phase A 
  GpioMuxRegs.GPAMUX.bit.CAP1Q1_GPIOA8 = 1; // enable CAP1 pin 
  GpioMuxRegs.GPDQUAL.bit.QUALPRD = 6; // 500ns qualification period 
  GpioMuxRegs.GPBMUX.bit.PWM7_GPIOB0 = 1; // enable PWM7 pin  - Phase C 
  GpioMuxRegs.GPBMUX.bit.PWM8_GPIOB1 = 1; // enable PWM8 pin  - Phase C 
  GpioMuxRegs.GPBMUX.bit.PWM9_GPIOB2 = 1; // enable PWM9 pin 
  GpioMuxRegs.GPBMUX.bit.PWM10_GPIOB3 = 1;  // enable PWM10 pin 
  EDIS; 
 
  // Timer 1 produces the PWM carrier for the active rectifier 
  EvaRegs.T1PR = PERIOD; 
  // Timer 2 produces the ADC trigger 
  EvaRegs.T2PR = PERIOD - 1; 
  // Timer 3 produces the PWM carrier for the dc-dc converter 
  EvbRegs.T3PR = PERIOD; 
 
  // Reset CMPRx 
  EvaRegs.CMPR1 = PERIOD_2;     // 50% duty cycle for VSI 
  EvbRegs.CMPR4 = PERIOD_2; 
  EvbRegs.CMPR5 = PERIOD_2; 
 
  /*  DBT   DBTPS   time 
    9   2     0.24 
    9   3     0.48 
    9   4     0.96 
    7   5     1.49 
    9   5     1.92 
    12    3     0.64 
    12    5     2.56 
    15    5     3.2 
    deadtime = 2^DBTPS * DBT / clock freq (150M) 
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  */ 
  // Deadband Phase A and B 
  EvaRegs.DBTCONA.bit.DBT = 12; 
  EvaRegs.DBTCONA.bit.DBTPS = 5; 
  EvaRegs.DBTCONA.bit.EDBT1 = 1; 
 
  // Deadband Phase C 
  EvbRegs.DBTCONB.bit.DBT = 12; 
  EvbRegs.DBTCONB.bit.DBTPS = 5; 
  EvbRegs.DBTCONB.bit.EDBT1 = 1; 
  EvbRegs.DBTCONB.bit.EDBT2 = 1; 
 
 
  // Setup and load GPTCONA 
  EvaRegs.GPTCONA.bit.T2TOADC = 1;  // underflow int flag starts ADC 
  EvaRegs.GPTCONA.bit.TCMPOE = 1;   // Timer 1&2 compare output enable 
 
  // Setup and load COMCONA 
  EvaRegs.COMCONA.bit.ACTRLD = 2;   // reload ACTR on immediately 
  EvaRegs.COMCONA.bit.SVENABLE = 0; // disable space vector PWM 
  EvaRegs.COMCONA.bit.CLD = 1;    // reload on underflow or period match 
  EvaRegs.COMCONA.bit.FCOMPOE = 1;  // full compare enable 
  EvaRegs.COMCONA.bit.CENABLE = 1;  // enable compare operation 
 
  // Setup and load COMCONB 
  EvbRegs.COMCONB.bit.ACTRLD = 2;   // reload ACTR immediately 
  EvbRegs.COMCONB.bit.SVENABLE = 0; // disable space vector PWM 
  EvbRegs.COMCONB.bit.CLD = 1;    // reload on underflow or period match 
  EvbRegs.COMCONB.bit.FCOMPOE = 1;  // full compare enable 
  EvbRegs.COMCONB.bit.CENABLE = 1;  // enable compare operation 
 
  // Capture 1 gets Timer 2 on rising edge 
  EvaRegs.CAPCONA.bit.CAPRES = 1;   // Release from reset 
  EvaRegs.CAPCONA.bit.CAP1EDGE = 1;   // Rising edge on capture 1 
  EvaRegs.CAPCONA.bit.CAP12EN = 1;  // Enable captures 1 and 2 
  EvaRegs.CAPCONA.bit.CAP12TSEL = 0;  // Based on Timer 2 
 
  EvaRegs.EVAIMRA.all = 0;      // disable all interrupts 
  EvaRegs.EVAIMRA.bit.PDPINTA = 1;  // enable interrupt on pdpinta 
  EvaRegs.EVAIFRA.bit.PDPINTA = 1;  // clear interrupt flag 
  EvbRegs.EVBIMRA.bit.PDPINTB = 1;  // enable interrupt on pdpintb 
  EvbRegs.EVBIFRA.bit.PDPINTB = 1;  // clear interrupt flag 
 
// Configure XINT1 for rising edge triggered interrupt (over current) 
  XIntruptRegs.XINT1CR.bit.POLARITY = 1; 
  XIntruptRegs.XINT1CR.bit.ENABLE = 1; 
 
// Configure XINT2 for rising edge triggered interrupt (Vdc over voltage) 
  XIntruptRegs.XINT2CR.bit.POLARITY = 1; 
  XIntruptRegs.XINT2CR.bit.ENABLE = 1; 
 
// Map interrupt vectors to ISR functions 
  EALLOW; 
  PieVectTable.PDPINTA = &isr_pdpint; 
  PieVectTable.PDPINTB = &isr_pdpint; 
  PieVectTable.ADCINT = &isr_pwm; 
  PieVectTable.XINT1 = &isr_over_current; 
  PieVectTable.XINT2 = &isr_over_voltage; 
  EDIS; 
 
// Enable PDPINTA in PIE: Group 1 interrupt 1 
  PieCtrlRegs.PIEIER1.bit.INTx1 = 1; 
// Enable PDPINTB in PIE: Group 1 interrupt 2 
  PieCtrlRegs.PIEIER1.bit.INTx2 = 1; 
// Enable XINT1 in PIE: Group 1 interrupt 4 
  PieCtrlRegs.PIEIER1.bit.INTx4 = 1; 
// Enable XINT2 in PIE: Group 1 interrupt 5 
  PieCtrlRegs.PIEIER1.bit.INTx5 = 1; 
// Enable ADC interrupt in PIE: Group 1 interrupt 6 
  PieCtrlRegs.PIEIER1.bit.INTx6 = 1; 
 
  IER |= M_INT1; // Enable CPU Interrupts 1,2|M_INT2 
 
  EINT; 
 
  AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag 
  PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Acknowledge interrupt to PIE 
 
  /* Setup and load T3CON to start operation */ 
  EvbRegs.T3CON.bit.TMODE = 1;    // continuous up/down count mode 
  EvbRegs.T3CON.bit.TPS = 0;      // input clock prescaler 
  EvbRegs.T3CON.bit.TECMPR = 1;   // enable time compare 
  EvbRegs.T3CNT = 0x0001;       // preload to sync with timer 1 
 
  /* Setup and load T2CON to start with timer 1 */ 
  EvaRegs.T2CON.bit.TMODE = 2;    // continuous up count mode 
  EvaRegs.T2CON.bit.TPS = 0;      // input clock prescaler 
  EvaRegs.T2CON.bit.T2SWT1 = 1;   // enable timer from timer 1 enable 
 
  /* Setup and load T1CON to start operation */ 
  EvaRegs.T1CON.bit.TMODE = 1;    // continuous up/down count mode 
  EvaRegs.T1CON.bit.TPS = 0;      // input clock prescaler 
  EvaRegs.T1CON.bit.TECMPR = 1;   // enable time compare 
  EvaRegs.T1CON.bit.TENABLE = 1;    // enable timer 
 
  // enable timer 3 as close as possible to timer 1 
  EvbRegs.T3CON.bit.TENABLE = 1;    // enable timer3 
 
  ENABLE_GATES(); 
} /* end pwm_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This functions initialises the ADC unit to: 
\li Trigger a conversion sequence from timer 2 underflow 
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\li Convert the appropriate ADC channels 
 
Result registers as follows: 
- E13 VSI Board Structure 
\li ADCRESULT0  = ADCINA0 iac_a 
\li ADCRESULT1  = ADCINB0 unused 
\li ADCRESULT2  = ADCINA1 iac_b 
\li ADCRESULT3  = ADCINB1 vac_bc 
\li ADCRESULT4  = ADCINA2 unused 
\li ADCRESULT5  = ADCINB2 vac_ac 
\li ADCRESULT6  = ADCINA3 unused 
\li ADCRESULT7  = ADCINB3 vhi_mid 
\li ADCRESULT8  = ADCINA4 unused 
\li ADCRESULT9  = ADCINB4 vhi 
\li ADCRESULT10 = ADCINA5 unused 
\li ADCRESULT11 = ADCINB5 unused 
\li ADCRESULT12 = ADCINA6 yHA 
\li ADCRESULT13 = ADCINB6 yHB 
\li ADCRESULT14 = ADCINA7 yLA 





\li 22/06/05 AM - initial creation (derived from k:startup.c) 
\li 22/06/06 PM - modified for multiple sampling of channels 
\li 02/02/10 PM - No modification required for 30kW V2 battery charger 
\li 17/03/11 PM - Modified to suit the 5kW Active Rectifier 




  AdcRegs.ADCMAXCONV.all = 0x0007;    // Setup 8 conv's on SEQ1, SEQ2 
  AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0;  // Setup ADCINA/B0 as 1st conv. 
  AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1;  // Setup ADCINA/B1 as 2nd conv. 
  AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2;  // Setup ADCINA/B2 as 3rd conv. 
  AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3;  // Setup ADCINA/B3 as 4th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV04 = 0x4;  // Setup ADCINA/B4 as 5th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV05 = 0x5;  // Setup ADCINA/B5 as 6th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV06 = 0x6;  // Setup ADCINA/B6 as 7th conv. 
  AdcRegs.ADCCHSELSEQ2.bit.CONV07 = 0x7;  // Setup ADCINA/B7 as 8th conv. 
  AdcRegs.ADCTRL1.bit.ACQ_PS = 1;     // lengthen acq window size 
  AdcRegs.ADCTRL1.bit.SEQ_CASC = 1;   // cascaded sequencer mode 
  AdcRegs.ADCTRL2.bit.EVA_SOC_SEQ1 = 1; // EV manager start 
  AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // enable interrupt 
  AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0; // int at end of every SEQ1 
  AdcRegs.ADCTRL3.bit.SMODE_SEL = 1;    // simultaneous sampling mode 
  AdcRegs.ADCTRL3.bit.ADCCLKPS = 0x04;  // ADCLK = HSPCLK/8 (9.375MHz) 
} /* end adc_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 








//  char 
//    str[60]; 
  double 
    yHA = 0.0, 
    yLA, 
    yHB, 
    yLB; 
 
  yHA = (double)adc.yHA.dc_sum_bak/(double)ADC_COUNT_CAL; 
  yLA = (double)adc.yLA.dc_sum_bak/(double)ADC_COUNT_CAL; 
  yHB = (double)adc.yHB.dc_sum_bak/(double)ADC_COUNT_CAL; 
  yLB = (double)adc.yLB.dc_sum_bak/(double)ADC_COUNT_CAL; 
 
  cal_gain_A = (xH - xL)/(yHA - yLA); 
  cal_offset_a = yLA * cal_gain_A - xL; 
 
  cal_gain_B = (xH - xL)/(yHB - yLB); 
  cal_offset_b = yLB * cal_gain_B - xL; 
 
  // sanity check on gains 
  if (   ( (cal_gain_A > 0.95) && (cal_gain_A < 1.05) ) 
    && ( (cal_gain_B > 0.95) && (cal_gain_B < 1.05) ) 
    && ( (cal_offset_a > -80.0) && (cal_offset_a < 80.0) ) 
    && ( (cal_offset_b > -80.0) && (cal_offset_b < 80.0) ) ) 
  { 
    cal_gainA = (int16)(cal_gain_A*(double)(1<<14)); 
    cal_gainB = (int16)(cal_gain_B*(double)(1<<14)); 
    cal_offsetA = (int16)cal_offset_a; 
    cal_offsetB = (int16)cal_offset_b; 
  } 
//  sprintf(str,"cal:gA=%.3f,oA=%5.1f, gB=%.3f,oB=%5.1f\n",cal_gain_A, 
//          cal_offset_a,cal_gain_B,cal_offset_b); 
//  puts_COM0(str); 
} /* end adc_calibrate */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called every ~20ms to perform the RMS calculations and scale 
the analog quantities to Amps for use in the background. 
 
While the calibration is not complete, the dc offset in the AC current is 
passed through a decaying average filter. This is converted to an offset in 






\li 11/01/07 AM - initial creation 
\li 15/02/10 AM - added calibration for Iac dc offsets 
*/ 
#define IAC_DC_AVG      0.4 
void adc_scale_rms(void) 
{ 
  static double 
    iac_a_dc = 0.0,   ///< iac_a DC offset in ADC counts 
    iac_b_dc = 0.0,   ///< iac_b DC offset in ADC counts 
    i_dg_dc  = 0.0; 
  static Uint16 
    cal_counter = 0; 
  double 
    val, 
    ia_dc, 
    ib_dc, 
    idg_dc, 
    vac_adc, 
    vbc_adc; 
 
  // calculate Iac RMS quantity 
  ia_dc = (double)adc.iac_a.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.iac_a.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - ia_dc*ia_dc; 
  if (val < 0.0) 
    val = 0.0; 
  adc.iac_a.real = ADC_IPH_SC * sqrt(val); 
 
  ib_dc = (double)adc.iac_b.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.iac_b.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - ib_dc*ib_dc; 
  if (val < 0.0) 
    val = 0.0; 
  adc.iac_b.real = ADC_IPH_SC * sqrt(val); 
 
  idg_dc = (double)adc.i_dg.dc_sum_bak/(double)adc.count_rms_bak; 
    val = (double)adc.i_dg.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
            / (double)adc.count_rms_bak - idg_dc*idg_dc; 
  if (val < 0.0) 
    val = 0.0; 
  adc.i_dg.real = ADC_IPH_SC * sqrt(val); 
 
  // calculate Vac RMS quantity 
  val = (double)adc.vac_ac.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.vac_ac.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - val*val; 
  if (val < 0.0) 
    val = 0.0; 
  vac_adc = sqrt(val); 
  adc.vac_ac.real = ADC_VAC_SC * vac_adc; 
 
  val = (double)adc.vac_bc.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.vac_bc.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - val*val; 
  if (val < 0.0) val = 0.0; 
  vbc_adc = sqrt(val); 
  adc.vac_bc.real = ADC_VAC_SC * vbc_adc; 
 
  val = (double)adc.vac_ab.dc_sum_bak/(double)adc.count_rms_bak; 
  val = (double)adc.vac_ab.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
          / (double)adc.count_rms_bak - val*val; 
  if (val < 0.0) 
    val = 0.0; 
  adc.vac_ab.real = ADC_VAC_SC * sqrt(val); 
 
  // calculate real power quantity by averaging sum 
  val = (double)(1<<ADC_RMS_PS) * (double)adc.p_total.rms_sum_bak 
        / (double)adc.count_rms_bak; 
  adc.p_total.real = ADC_VAC_SC * ADC_IPH_SC * val; 
 
  // calculate reactive power quantity by averaging sum 
  val = (double)(1<<ADC_RMS_PS) * (double)adc.q_total.rms_sum_bak 
        / (double)adc.count_rms_bak; 
  //adc.q_total.real = (ADC_VAC_SC * ADC_IPH_SC * val)/__SQRT3; 
 
  // apparent power - May need to put in a sign change for the vac_ac calculation 
  adc.p_va = adc.vac_ac.real * adc.iac_a.real 
          + adc.vac_bc.real * adc.iac_b.real; 
  if (adc.p_va < 0.0) 
    adc.p_va = -adc.p_va; 
 
  if (cal_mode == CAL_INIT) 
  { 
    adc.iac_a_dc = 0; 
    adc.iac_b_dc = 0; 
    adc.i_dg_dc  = 0; 
 
    iac_a_dc = 0.0; 
    iac_b_dc = 0.0; 
    i_dg_dc  = 0.0; 
 
    cal_counter = 0; 
    cal_mode = CAL_AVG; 
  } 
  else if (cal_mode == CAL_AVG) 
  { 
    iac_a_dc = (1.0-IAC_DC_AVG)*iac_a_dc + IAC_DC_AVG*ia_dc; 
    iac_b_dc = (1.0-IAC_DC_AVG)*iac_b_dc + IAC_DC_AVG*ib_dc; 
    i_dg_dc  = (1.0-IAC_DC_AVG)*i_dg_dc + IAC_DC_AVG*idg_dc; 
 
    cal_counter++; 
    if (cal_counter >= 150) 
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    { 
      adc.iac_a_dc = (int16)(iac_a_dc + 0.5); 
      adc.iac_b_dc = (int16)(iac_b_dc + 0.5); 
      adc.i_dg_dc  = (int16)(i_dg_dc + 0.5); 
      cal_mode = CAL_DONE; 
    } 
  } 
} /* end adc_scale_rms */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called every 200ms to perform the RMS calculations on the 
input AC voltage signals and average the DC signals. The analog quantities are 








  // calculate filtered DC values 
  adc.vhi.real = ADC_VDC_SC * (double)adc.vhi.dc_sum_bak 
          / (double)COUNT_DC_IN; 
  adc.vhi_mid.real = ADC_VDC_SC * (double)adc.vhi_mid.dc_sum_bak 
          / (double)COUNT_DC_IN; 
 




      fll.omega = DEF_W_NOM_FLL; 
      phase_a_comp = phase_step; 
      fll.alpha_x = 0; 
      fll.beta_y = 0; 
      fll.alpha_targ = 0; 
      fll.beta_targ = 0; 
      fll.alpha_meas = 0; 
      fll.beta_meas = 0; 
      fll.Ed = 0; 
      fll.Eq = 0; 
      sin_val = 0; 
      cos_val = 0; 
      fll.w_sqr_fll = DEF_W_SQR; 
      index = 0; 
      index_a = 0; 
      index_b = 0; 
} 
 
// end vsi.c 









\brief ny5kW (inverter configuration stage) using the CPT-E13 
 
\par Developed By: 
 Creative Power Technologies, (C) Copyright 2011 
\author A. McIver 
\par History: 
\li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.h 
\li 25/07/07 AM - added fault definitions 
\li 04/10/07 AM - updated documentation 
\li 11/04/08 PM - Ported to 30kW battery charger 
\li 16/04/09 PM - Release as V1.05 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 17/03/11 PM - Started Port to NY 5kW Active Rectifier 







/** @name Active Rectifier operating states */ 
//@{ 
#define ST_VSI_UV  0 ///< AC under voltage wait 
#define ST_VSI_CHARGE  1 ///< Vhi DC bus is charging 
#define ST_VSI_STOP   2 ///< rectifier is waiting for start signal 
#define ST_VSI_RAMP   3 ///< rectifier is ramping up to target output 
#define ST_VSI_RUN   4 ///< rectifier is operating normally 
#define ST_VSI_FAULT  5 ///< rectifier is in a fault condition 
#define ST_VSI_ERROR  6 ///< rectifier is in an unknown condition 
#define ST_VSI_INIT   7 ///< rectifier is in initialization state 
#define ST_VSI_CAL   8 ///< rectifier is in calibration state 
#define ST_VSI_CAL_IAC  9 ///< rectifier is in calibrate Iac state 
#define ST_VSI_SEQ   10  ///< rectifier is in check phase sequence state 
#define ST_VSI_CNTCR  11  ///< rectifier is in contactor close state 
#define ST_VSI_START  12  ///< rectifier is in VSI start State 





/** @name Active Rectifier Operating Modes */ 
//@{ 
#define VSI_CV    0 ///< constant voltage mode 
#define VSI_OL    1 ///< open loop mode 








/// VSI state machine 
void vsi_state_machine(void); 
 
/// Enable vsi switching (assuming no faults). 
void vsi_enable(void); 
 
/// Disable active rectifier switching. 
void vsi_disable(void); 
 
/// Set the operating mode for the vsi 
void vsi_set_mode(Uint16 mode); 
 
/// Returns the operating mode for the active rectifer 
Uint16 vsi_get_mode(void); 
 
/// Check for faults. Returns 0 for stopped, 1 for running, -1 for faulted. 
int16 vsi_get_status(void); 
 
/// Checks the slow speed faults 
Uint32 vsi_check_fault(void); 
 




/// Set the target d & q axis AC current for open loop operation 
void vsi_set_id(Uint16 id); 
void vsi_set_iq(double iq); 
 
/// Set the target Vhi DC bus voltage 
void vsi_set_vhi(Uint16 v); 
 
/// Set the target modulation depth 
void vsi_set_mod(double mod); 
 
/// Set the step change flag for testing 
void vsi_set_step(void); 
 
/// Returns the target AC current 
double vsi_get_iac_ref(void); 
 
/** @name Measurement retrieval functions */ 
//@{ 
Uint16 vsi_get_vhi(void);    ///< returns Vdc in Volts 
Uint16 vsi_get_vhi_mid(void);  ///< returns bus mid point in Volts 
Uint16 vsi_get_vac(Uint16 phase);  ///< returns Vrms in Volts 
Uint16 vsi_get_iac(Uint16 phase);  ///< returns Arms in tenths of an Amp 
int16 vsi_get_p(void);  ///< returns output real power in W 
int16 vsi_get_q(void);  ///< returns output reactive power in VAr 
Uint16 vsi_get_va(void); ///< returns output VA in VA 









/// ADC channel type 
/** This structure hold variables relating to a single ADC channel. These 





  raw,    ///< raw ADC result from last sampling 
  filt;    ///< decaying average fast filter of 
raw data 
 int32 
  rms_sum,   ///< interrupt level sum of data 
  rms_sum_bak,  ///< background copy of sum for averaging 
  dc_sum,   ///< interrupt level sum 
  dc_sum_bak;  ///< background copy of sum for processing 
 double 








  raw_hi,    ///< raw ADC result from last hi 
sampling 
  raw_lo,    ///< raw ADC result from last lo 
sampling 
  filt;    ///< decaying average fast filter of 
raw data 
 int32 
  rms_sum,   ///< interrupt level sum of data 
  rms_sum_bak,  ///< background copy of sum for averaging 
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  dc_sum,   ///< interrupt level sum 
  dc_sum_bak;  ///< background copy of sum for processing 
 double 








/// ADC storage type 
/** This structure holds all the analog channels and some related variables 
for the averaging and other processing of the analog inputs. There are also 
virtual channels for quantities directly calculated from the analog inputs. 
 
There are two separate RMS calculations. The output AC currents are calculated 
every fundamental cycle based on the VSI phase variable. The input AC voltages 
are calculated every 0.2 seconds (~10 fundamental cycles). This is because the 
input AC is not synchronous with the VSI. The maximum error over 10 cycles is 
+/-2.5%. The DC bus voltage and output DC voltage and current and power are 




  count_cal,   ///< counter for low speed calibration 
summation 
  count_rms,   ///< counter for full fund. period for 
RMS calculations 
  count_rms_bak,  ///< background copy of RMS counter 
  count_rms_in, ///< counter for input RMS calculations 
  flag_cal,   ///< flag set to trigger background 
calibration averaging 
  flag_rms,   ///< flag set to trigger background RMS 
averaging 
  flag_rms_in; ///< flag set to trigger background RMS 
averaging 
 int16 
  iac_a_dc,  ///< Iac A phase dc offset in ADC 
counts 
  iac_b_dc,  ///< Iac B phase dc offset in ADC 
counts 
  i_dg_dc;  ///< Iac B phase dc offset in ADC counts 
 type_adc_ch_hl 
  vhi,    ///< DC intermediate (input) voltage 
  vhi_mid,  ///< DC intermediate (input) midpoint voltage 
  vac_ac,   ///< meas line to line AC input voltage 
  vac_bc;   ///< meas line to line AC input voltage 
 type_adc_ch 
  vac_ab,   ///< calc line to line AC input voltage 
  iac_a,    ///< A phase AC input current 
  iac_b,    ///< B phase AC input current 
  i_dg,    ///< output AC input current 
  p_total,   ///< total real power calculation 
  q_total,  ///< total reactive power calculation 
  yHA,    ///< bank A high reference 
  yLA,    ///< bank A low reference 
  yHB,    ///< bank B high reference 
  yLB;    ///< bank B low reference 
 double 




/// Control loop type 




  ref_adc,  ///< reference quantity set by background in ADC 
counts 
  targ_adc,  ///< target set by ramp or other 
control in ADC counts 
  err,   ///< error in ADC counts 
  Kp,    ///< proportional gain 
  Ki;    ///< integral gain 
 Uint16 
  overflow,  ///< flag set if output overflows 
  underflow;  ///< flag set if output underflows 
 int32 
  err_prop,  ///< proportional error term 
  err_int,  ///< integral error term 
  err_int_sum, ///< summation of integral error term 






  ref_adc,  ///< reference quantity set by background in ADC 
counts 
  targ_adc,  ///< target set by ramp or other 
control in ADC counts 
  err,   ///< error in ADC counts 
  Kp,    ///< proportional gain 
  Ki;    ///< integral gain 
 Uint16 
  overflow,  ///< flag set if output overflows 
  underflow;  ///< flag set if output underflows 
 int32 
  err_prop,  ///< proportional error term 
  err_int,  ///< integral error term 
  err_int_sum, ///< summation of integral error term 







  ref_adc,  ///< reference quantity set by background in ADC 
counts 
  targ_adc,  ///< target set by ramp or other 
control in ADC counts 
  err, 
  Kp,    ///< proportional gain 
  Ki;    ///< integral gain 
      ///< error in ADC counts 
 
 Uint16 
  overflow,  ///< flag set if output overflows 
  underflow;  ///< flag set if output underflows 
 int32 
  err_prop,  ///< proportional error term 
  err_int,  ///< integral error term 
  err_int_sum, ///< summation of integral error term 






  Ed,  ///< 
  Eq;  ///< 
 
 int32 
  err_k,  ///< proportional error term 
  alpha_int,  ///< integral error term 
  beta_int, 
  omega, 
  int_sum_pll, 
  prop_pll, 


































/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\file 
\brief NY 5kVA INV (Grid Connected Inverter) using the CPT-E13 
 
The 3 Phase Inverter can run in current mode, following an AC current 
reference, or voltage mode, running an outer DC bus (Vhi) voltage control loop 
that produces a demanded AC current. The AC current regulator is a P+resonant 
controller. 
 
The unit is capable of bi-directional current flow from a demanded id or iq 
reference. The DC bus is designed to interface to a DC Module, such as the 
Bi-directional battery charger, PV or FC Modules. These modules are responsible 
for maintaining the DC bus voltage when a current is requested for the inverter 
module. 
 
The default communications interface is via R485 Modbus. 
 
<IMG SRC="..\NY_vsi.gif" borders="0" ALT=""> 
 
\par Developed By: 
 Creative Power Technologies, (C) Copyright 2012-2014 
\author G. Holmes 
\author A. McIver 
\par History: 
\li 01/05/07 DGH - derived from ele2.5kva/code/latest/cfpp.c 
\li 04/10/07 AM - updated documentation 
\li 14/11/07 PM - Modified ac trip current to 130A - this included changing 
      circuit board resistors R29,R39,R40 to 3k9 
\li 09/04/08 PM - Ported to 30kW Battery Charger 
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\li 16/04/09 PM - Release as V1.05 
\li 01/05/09 PM - Changed deadtime to 2.56us 
\li 01/05/09 PM - Changed deadtime to 1.92us 
\li 04/05/09 PM - Changed deadtime to 1.49us 
\li 25/05/09 PM - Changed deadtime back to 2.56us after failure in testing 
\li 10/11/09 AM - Added DIP switch 1 disable check to earth fault detection 
\li 11/11/09 AM - Added Iac O/C event restart rather than inst. trip 
\li 22/12/09 AM - Removed Iac O/C event restart 
\li 02/02/10 PM - Started Port to new version of 30kW BC - 30kW2 
\li 25/08/10 PM - changed include file for lib_e01 to new structure 
\li 17/03/11 PM - Started Port to NY 5kW Active Rectifier 
\li 15/05/12 PM - Lint clean to remove unreferenced bits 
\li 05/12/12 PM - Modified to match changes made by DGH in Singapore to 
    - BUS_SHORT_DELAY and BUS_SHORT_V 
    - Mac modified the code to reflect the BUS_SHORT 
changes 4/12/12 
\li 15/01/14 PM - Added sign inversion for iac measurements for the version 2 
     LEM board. Handled with a compiler 
constant definition. 
\li 15/01/14 PM - Added compile time definitions for NY05 board (IAC reversal) 
\li 10/02/14 PM - Added comments for state diagram structures 
\li 27/02/14 PM - Added initialization values for the P+R controller to remove 
spikes 
\li 04/03/14 PM - Further investigation was required on the PR initialization. 
    - The implementation used in this code requires 
w_ts terms to be removed/added to the initialization. 
\li 26/06/14 PM - isr_pwm:Modified the .raw lines from the AdcRegs to be  
    explicitly cast to int16  
\li 31/10/14 PM - Modified to include both PDPINTA and PDPINTB trips 
\li 31/10/14 PM - redefined SOFT_CHARGE_TIME in .h file due to power limit in  
   soft charge resistors. now 5000 msec 
\li 31/10/14 PM - Added #ifdef for the DC BUS CHARGE voltage - must meet a  
   considerably higher value for the release software. This 
is again 
   based around the power limit for the soft charge 
resistors. Having a  
   5kW equivalent load on the DC bus is enough to cause the 
resistors 
   to smoke within 10 seconds. This is unlikely to ever be 
the case in 
   practice, but preventing it from occurring is a better 




 // compiler standard include files 
 #include <math.h> 
 
 // processor standard include files 
 #include <DSP281x_Device.h> 
 #include <bios0.h> 
 
 // common project include files 
 
 // local include files 
 #include "main.h" 
 #include "vsi.h" 
 #include "conio.h" 
 #include "para.h" 
 #include "para_v.h" 
 // board standard include files 
 #include <lib_da2810.h> 







/** @name Constants */ 
//@{ 
#define __SQRT2    1.414213562   ///< 
Sqrt(2), &radic;2 
#define __SQRT3    1.732050808   ///< 
Sqrt(3), &radic;3 




/** @name Frequency Definitions */ 
//@{ 
/// make sure that PERIOD is even so PERIOD_2 is an integer 
#define PERIOD_2   ((Uint16)(HSPCLK/SW_FREQ_VSI/4.0)) 
#define PERIOD    (2*PERIOD_2) 
/// System switching frequency 
#define FSW_VSI    (HSPCLK/PERIOD/2) 
/// Interrupt frequency 
#define FINT_VSI   (2.0*FSW_VSI) 
#define VSI_FINT    FINT_VSI 
#define VSI_FINT_INT ((Uint16)VSI_FINT) 
#define VSI_FINT_INT2 ((Uint16)(VSI_FINT-1024))//account for fixed point count 
error 
#define VSI_FINT_INT3 ((Uint16)(VSI_FINT-128)) 
 
 
#define PHASE_CNT_MAX  (int16)(0.98*(double)PERIOD) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name ADC averaging time */ 
//@{ 
#define ADC_CAL_TIME  0.5 ///< seconds 
#define ADC_COUNT_CAL  (Uint16)(ADC_CAL_TIME * FINT_VSI) 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// input RMS scaling 
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#define ADC_RMS_PS   1 
#define ADC_DC_IN_PS  4 
 
#define DC_IN_TIME   0.2 ///< seconds 
#define COUNT_DC_IN  (Uint16)(DC_IN_TIME * FINT_VSI) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Calibration modes */ 
//@{ 
#define CAL_INIT   0 
#define CAL_AVG    1 
#define CAL_DONE   2 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Sine Table Definitions between PSIM and Code */ 
//@{ 
//#ifdef PSIM_VERSION 
////===   SIMULATION VERSION VARIABLE DEFINITIONS 
////signed int psim_sine_table[1282]; 
//#define SINE_TABLE  psim_sine_table 
//#define COSINE_TABLE psim_cosine_table 
//#else 
//===   HARDWARE VERSION VARIABLE DEFINITIONS 
#define SINE_TABLE  (signed int *)0x003ff000 ///< ptr to sine table 
in boot ROM 





/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Fault Thresholds */ 
//@{ 
/// instantaneous input AC overcurrent trip point 
#define TRIP_IAC_OC   15.0 ///< Amps 
#define VSI_TRIP_IAC_OC  (int16)(TRIP_IAC_OC/ADC_IPH_SC) ///< counts 
 
/// input AC voltage trip limits 
#if BUILD_TEST 
#define TRIP_VAC_MIN  20.0 ///< Volts    
#else 
#define TRIP_VAC_MIN  338.0 ///< Volts 
#endif 
#define TRIP_VAC_MAX  482.0 ///< Volts 
 
/// input AC hysteresis 
#define TRIP_VAC_HYST  5 ///< Volts 
 
/// Input voltage loss of phase 
#define AC_DIFF_LIM   0.7 
#define AC_DIFF_MIN   50.0 ///< Vl-l 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/// Minimum Starting Voltage 
#define VDC_START  (TRIP_VAC_MIN*1.35 - 20) ///< Volts 
#define VSI_VDC_START  (int16)(VDC_START/ADC_VDC_SC) ///< counts 
 
/// Minimum Contactor Closing Voltage 
#define VAC_MIN_CLOSE  TRIP_VAC_MIN ///< Volts 
 
#ifdef BUILD_TEST 
/// Expected minimum bus volts BUS_SHORT_DELAY msec after starting to soft charge 
 #define BUS_SHORT_V  50.0 ///< Volts 
#else 
 #define BUS_SHORT_V  350.0 ///< Volts 
#endif 
/// Voltage difference before main contactor closing initiated. 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Start up Delays */ 
//@{ 
/// Delay in stop state before starting 
#define START_DELAY   1000 ///< msec 
/// Delay in cal state before starting 
#define CAL_DELAY  3000 ///< msec 
/// Time for DC bus to soft charge 
#define SOFT_CHARGE_TIME 5000 ///< msec 
/// Time remaining on soft charge watchdog timer to do check on DC bus short 
#define BUS_SHORT_DELAY  (SOFT_CHARGE_TIME - 1000) ///< msec 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name VSI Definitions */ 
//@{ 
#define MAX_TIME   (signed int)(PERIOD_2-6) 
 
/// The phase is scaled so that one fundamental is 2^32 counts. 
// cast to 64 bit for greater accuracy in subsequent calculations 
#define FUNDAMENTAL_COUNTS (double)(4294967296.0) 
 
#define PHASE_STEP_SC  (FUNDAMENTAL_COUNTS/SW_FREQ_VSI/2.0) 
#define PHASE_STEP   (Uint32)(PHASE_STEP_SC*F_FREQ) 
 
/// phase angle between A and B phase for positive sequence 
#define PHASE_120_POS  (Uint32)(FUNDAMENTAL_COUNTS/3.0 + 0.5) 
/// phase angle between A and B phase for negative sequence 
#define PHASE_120_NEG  (Uint32)(FUNDAMENTAL_COUNTS/3.0*2.0 + 0.5) 
//30 degree offset for line-line measurement 
#define PHASE_30   (Uint32)(FUNDAMENTAL_COUNTS/12.0 + 0.5) 
//90 degree offset for reactive power 








/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Input AC Current Ramp Step Size Definitions */ 
//@{ 
/// AC current ramp step size (in Arms) must be >= 0.1 
#define STEP_IAC   0.1 
#define STEP_IAC_ADC  ((int16)(STEP_IAC / ADC_IPH_SC)) 
//@} 
 
/** @name Control Loop Constants Resonant Controller */ 
//@{ 
/// supply freq in rad/s 
#define F_OMEGA    (2.0*__PI*F_FREQ) 
 
//#define VHI_NOM  defined in main.h 
#define L_IN     (10.0e-3) ///< H//10e-3 
 
#define PH_MARGIN_DEG  50.0  ///< degrees 
#define PH_MARGIN  (PH_MARGIN_DEG*__PI/180.0) ///< radians 
#define TRANS_DELAY   (0.75/FSW_VSI) ///< seconds 
 
#define W_CRIT    ((__PI/2-PH_MARGIN)/TRANS_DELAY) ///< 
rad/s 
 
#define FIX_Q      9 
#define FIX_Q_SCALE   512.0  ///< (1<<FIX_Q) 
#define SMALL_Q     13 
#define SMALL_Q_SCALE  (8192.0) ///< (1<<SMALL_Q) 
 
///omega fundamental scale constant 
#define W_TS_CONST   
(2.0*__PI*2.0*__PI*VSI_FINT/FUNDAMENTAL_COUNTS/FUNDAMENTAL_COUNTS) 




/// Proportional gain 
 
#define KP_IAC      
 (W_CRIT*L_IN/(VHI_NOM)) 
#define KP_VAC       (KP_IAC/3) 
#define KC        (0.1) 
 
#define KP_IAC_FIX     ((int32)(KP_IAC*FIX_Q_SCALE)) 
 
/// Integral time 
#define TINT_IAC     (10.0/W_CRIT) 
#define TINT_VAC     ((10.0/W_CRIT)*7.0) 
 
//#define ADC_IAC_SC_FIX  ((int32)(ADC_IAC_SC*SMALL_Q_SCALE)) 
//#define KI_KP_IAC     (KP_IAC/TINT_IAC) 
//#define KI_KP_IAC_FIX    ((int32)((W_CRIT*KP_IAC/10.0)*FIX_Q_SCALE)) 
//#define IAC_SCALE      ((int32)(FIX_Q_SCALE*ADC_IPH_SC)) 
//@} 
 
/** @name PI constants scaled for calculations (in timer counts and adc units) */ 
//@{ 
/// Scaled proportional gain 
/// Kp[adc] = VDC/2*Kp[abs]/ADC_VAC_SC*ADC_IPH_SC 
#define P_SHIFT_IAC   10 




#define P_SHIFT_VAC   10 
#define DEF_KP_VAC  
 ((int16)(KP_VAC*(ADC_VAC_SC/ADC_IAC_SC)*(1L<<P_SHIFT_VAC))) 
 
#define DEF_VHI      ((int16)(VHI_NOM*(1L<<P_SHIFT_IAC))) 
 
#define DEF_KC    
 ((int16)(KC*ADC_IAC_SC*PERIOD_2*(1L<<P_SHIFT_IAC))) 
/// Scaled integral gain 
 
#define I_SHIFT_IAC    16 
#define DEF_KI_IAC    
((int16)(1.0/FINT_VSI/TINT_IAC*(1L<<I_SHIFT_IAC))) 
#define DEF_KI_VAC    
((int16)(1.0/VSI_FINT/TINT_VAC*(1L<<I_SHIFT_IAC))) 
 
/// Scaled Resonant gain 
#define I_SHIFT_RES   3 
#define W_SHIFT_RES   5 
 
#define DEF_KI_RES  
 ((int16)(1.0/TINT_VAC*(1L<<I_SHIFT_RES))) 
#define DEF_W_SQR    ((int16)(W_SQR*(1L<<W_SHIFT_RES))) 
 
 
#define VAC_MAX_VOLTS   (VHI_NOM/1.732) 




 #define V_NOM_PK    ((int16)(100/ADC_VAC_SC)) 
#else 




#define COMP_SHIFT   5 
#define VDC_COMP_SC   (int32)(PERIOD*ADC_VAC_SC/ADC_VDC_SC \ 
 306 
         
    *(1L<<COMP_SHIFT)) 
         
     
         
     
//#define VDC_COMP_SC  
 (int32)(PERIOD/ADC_VDC_SC*(1L<<COMP_SHIFT)) 
 
#define MIN_VDC_COMP    100.0 // V 
#define MIN_ADC_VDC_COMP ((int16)(MIN_VDC_COMP/ADC_VDC_SC)) 
 
#define VHI_NOM_COUNT    ((VHI_NOM/10)/ADC_VDC_SC) 
#define VHI_NOM_COUNT_FIX ((int32)(VHI_NOM_COUNT*FIX_Q_SCALE)) 
 
/// Initialisation scaling constant for resonant variables 
/// Scaling Factor for the int2a_init value 
/// Original Expression - gives shift error so shifts combined: 
/// RES_VAR_SC  (-
__SQRT2/__SQRT3*2*(double)(1L<<FIX_Q)*ADC_VDC_SC*FINT_VSI/VHI_NOM \ 
/// *(2*__PI*PHASE_STEP*(double)(1L>>32)) 
#define RES_VAR_SC   (-
__SQRT2/__SQRT3*2*ADC_VDC_SC*FINT_VSI/VHI_NOM \ 
         
    *2*__PI*PHASE_STEP*(double)(1L>>(32-FIX_Q))) 
 
 
/// Scaling Factor for the int1b_init value 
/// Note that the w_ts factor included in the RES_VAR_SC has to be removed from 
this calculation 
/// Original Expression - gives shift error so shifts combined: 
/// RES_IBINT1_SC
 (__SQRT3/2/FINT_VSI/FIX_Q_SCALE/(2*__PI*(double)(1L>>32)*PHASE_STEP) 









/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Vhi DC bus Voltage Control Definitions */ 
//@{ 
/// DC bus voltage ramp step size (in V) 
#define STEP_VHI    0.1 
#define STEP_VHI_ADC  ((int16)(STEP_VHI / ADC_VDC_SC + 1)) 
 
/// Maximum demanded AC current 
#define IAC_MAX_AMPS  (1.3*IAC_NOM) 
#define IAC_MAX     ((int16)(__SQRT2*IAC_MAX_AMPS / 
ADC_IPH_SC)) 
 
/// Proportional gain 
#define KP_VHI      (0.03) 
/// Integral time 
#define TINT_VHI    (0.05) 
 
#define P_SHIFT_VHI   10 
#define DEF_KP_VHI   ((int16)(KP_VHI*(ADC_VDC_SC/ADC_IPH_SC) 
\ 
         
   *(1L<<P_SHIFT_VHI))) 
 
#define I_SHIFT_VHI   18 
#define DEF_KI_VHI  
 ((int16)(1.0/FINT_VSI/TINT_VHI*(1L<<I_SHIFT_VHI))) 
 
/// Vhi over shoot limit where current clamp activates 
#define VHI_OS_LIM_SET  ((int16)(20.0 / ADC_VDC_SC + 1)) 
/// Vhi over shoot limit where current clamp de-activates 






#define M     (2.0) 
#define N     (2.0) 
#define DEF_M  
 ((int16)(M*(ADC_IAC_SC/ADC_VAC_SC)*(1L<<P_SHIFT_VAC))) 
#define DEF_NM  ((int16)(N/M))     







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
///LIMIT 
#define MIN_VAL 50 
 
///Scaled Nominal Frequency 
#define SHIFT_W 5 
#define DEF_W_NOM     ((int16)(F_OMEGA*(1L<<SHIFT_W))) 
#define DEF_W_NOM_SQR  ((int32)(F_OMEGA*F_OMEGA)) 
 
 
/// SOGI damping gain 
#define K_SOGI     (1.41) 
  
///Scaled SOGI damping gain 
#define P_SHIFT_SOGI   5 




//PLL Proportional gain 
#define PLL_GAIN   22 
#define KP_PLL    (PLL_GAIN*2.0*__PI) 
//PLL Integral gain 
#define TR_PLL    (2.4/(KP_PLL)) 
#define KI_PLL   (1/TR_PLL) 
  
  
///Scaled PLL Proportional gain 
#define P_SHIFT_PLL  10 
#define DEF_KP_PLL ((int16)(KP_PLL/PERIOD_2*(1L<<P_SHIFT_PLL))) 
 
///Scaled PLL Integral gain 
#define I_SHIFT_PLL 16 
#define DEF_KI_PLL ((int16)(KI_PLL/VSI_FINT*(1L<<I_SHIFT_PLL))) 
#define DEF_I_PLL ((Uint32)(1.0/2.0/__PI*PHASE_STEP_SC))//Convert to 
Frequency Hz and counts 
 
///Scaled LPF 
#define W_C     ((2.0*__PI*100)) 
#define DEF_W_C     ((int16)(W_C*(1L<<SHIFT_W))) 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** @name Zero crossing states */ 
//@{ 
#define ZX_LOST   0 ///< No idea of anything 
#define ZX_EST   1 ///< Initial fundamental frequency estimation 
#define ZX_SYNC   2 ///< nudges the phase to stay synchronised 
#define ZX_FREQ   3 ///< nudges the freq (phase_step) for 
persistent err 
#define ZX_LOCK   4 ///< tests to see if system is locked into 
sync 
#define ZX_MISC   5 ///< load levelling calculation state 
//@} 
 
/** @name Zero crossing constants 
* Sync lost if no ZX in ~3.5 cycles */ 
//@{ 
#define ZX_MAX_COUNT ((Uint16)(3.5*FINT_VSI/F_FREQ)) // 1050 
 
#ifdef PSIM_VERSION 
 #define ZX_CYCLE_AVG 2  ///< Number of cycles for frequency 
estimate 
 #define ZX_SYNC_LIMIT 2  ///< Number of cycles in sync 
#else 
 #define ZX_CYCLE_AVG 64  ///< Number of cycles for frequency 
estimate 
 #define ZX_SYNC_LIMIT 10  ///< Number of cycles in sync 
#endif 
 
#define ZX_BIG_ERR  (400*65536)  ///< ~2.2 degrees 
#define ZX_PHASE_ERR (3600*65536) ///< ~20 degrees - maximum sync phase error 
#define ZX_FREQ_ERR  (100*65536)  ///< Persistent phase error 
for freq change 
#define ZX_FREQ_ERR_BIG (200*65536)  ///< Persistent phase error for freq 
change 
#define ZX_OFFSET_POS (5737*65536) ///< trim phase for +ve phase seq 
#define ZX_OFFSET_NEG (-5220*65536) ///< trim phase for -ve phase seq 
//@} 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
/** @name Phase Sequence States */ 
//@{ 
 
/// delay between phase sequence tests 
#define SEQ_DELAY  100 ///< ms 
 
#define SEQ_INIT   0  ///< State Initialize 
#define SEQ_WAIT_NEG  1  ///< State Wait Sequence Check 
#define SEQ_WAIT_ZX   2  ///< State Zero-
Crossing 
#define SEQ_WAIT   3  ///< State Wait 
#define SEQ_DONE   4  ///< State Done 
//@} 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
 
/** @name Thresholds/Limits for Counters */ 
//@{ 
/// Heat sink over temperature debounce threshold 
#define OT_COUNT_LIM  100 
/// Emergency stop debounce threshold 
#define ES_COUNT_LIM  10 
/// Contactor fail count limit 





/** @name VSI Switching Macros */ 
//@{ 
/// VSI Stop 
#define VSI_FAST_STOP()  { EvaRegs.ACTRA.all = 0x0000; \ 
       
 EvbRegs.ACTRB.all = 0x0000; \ 
       
 is_vsi_switching = 0; } 
/// VSI Enable 
#define VSI_ENABLE()  { EvaRegs.ACTRA.all = 0x0006; \ 
       
 EvbRegs.ACTRB.all = 0x0066; } 
         





/** @name Extract part of a 32 bit number */ 
//@{ 
/// extracts the low 16 bits from a 32 bit number for grabbing 
#define LOW16(_val_)  ((int16)(_val_&0x0000FFFF)) 
 
/// extracts the high 16 bits from a 32 bit number for grabbing 
#define HIGH16(_val_)  ((int16)(_val_>>16)) 
//@} 
 
/** @name macros for setting and clearing test points */ 
//@{ 
#define SET_GPIOF6() { GpioDataRegs.GPFSET.bit.GPIOF6 = 1; 
 } 
#define CLEAR_GPIOF6() { GpioDataRegs.GPFCLEAR.bit.GPIOF6 = 1; } 
 
#define SET_GPIOB4() { GpioDataRegs.GPBSET.bit.GPIOB4 = 1; 
 } 







/** @name State Machine Level Variables */ 
//@{ 
Uint16 
 flag_step = 0, ///< flag set to allow step changes in the reference 
 is_i_lim = 0, ///< flag set to indicate that the current limit has been 
hit 
 is_vsi_switching = 0, ///< flag set if VSI switching is active 
 op_mode_vsi = VSI_CV; ///< operating mode of the VSI 
//@} 
 
/** @name PWM interrupt variables */ 
//@{ 
 
/// Boot ROM sine table starts at 0x003ff000 and has 641 entries of 32 bit sine 
/// values making up one and a quarter periods (plus one entry). For 16 bit 
/// values, use just the high word of the 32 bit entry. Peak value is 0x40000000 
#ifndef PSIM_VERSION 
int16 
// *sin_table = (signed int *)0x003ff000; ///< ptr to sine table in boot ROM 
 *sin_table = SINE_TABLE, 




 index = 0,index_a = 0, index_b = 0, ///< index into sine look-up table 
(phase >> 7) 
 index_a_q = 0, index_b_q = 0, ///< index for reactive power references 
 vsi_en_outputs = 0, ///< trigger to turn on vsi outputs 
 V_Asat = 0, ///< Phase A saturation entry flag for asymmetrical PWM 
 V_Bsat = 0, ///< Phase B saturation entry flag for asymmetrical PWM 
 V_Csat = 0, ///< Phase C saturation entry flag for asymmetrical PWM 
 sw_sat = 0; ///< overall saturation flag for anti integral wind up 
Uint32 
 phase_step = PHASE_STEP,///< Change in phase angle in half a switching 
cycle 
 phase_step_zx = PHASE_STEP, 
 phase_a = 0,  ///< running phase angle  (2^32 == 360degrees) 
 phase_b = 0,  ///< running phase angle  (2^32 == 360degrees) 
 theta_pll=0,     ///<PLL phase angle 
 phase_a_zx = 0, ///< running phase angle  (2^32 == 360degrees) 
 phase_120 = PHASE_120_POS; ///< angle between A and B phases 
 
int16 
 adc_vdc_comp,   ///< clamped measured dc voltage for DC 
bus comp 
 vdc_comp,    ///< DC bus comp term 
 t_a, t_b, t_c,   ///< switching times 
 sin_val,cos_val, ////Sine wave gen 
 t_off,     ///< 3rd harmonic offset 
 t_a_cnt,    ///< switching time A phase from P+R 
loop 
 t_b_cnt,    ///< switching time B phase from P+R 
loop 
 t_a_temp,    ///< Temporary variable 
 iac_lim_adc = IAC_MAX, ///< upper demanded current limit in iac peak 
ADC 
 id_ref_adc = 0,   ///< background real reference in iac 
ADC counts 
 iq_ref_adc = 0,   ///< background reactive reference in 
iac ADC counts 
 id_targ_adc = 0,  ///< demanded real current in iac peak ADC 
 iq_targ_adc = 0;  ///< demanded reactive current in iac peak ADC 
//@} 
 
/** @name Control Loop Variables */ 
//@{ 
 








 Ia_int2 = 0, 








 Ia_int1 = 0, 
 Ib_int1 = 0; 
 
/// The following variables are required for initializing the resonant controller 
/// with correct values. See ele30kW_BC2 bc.c code for details. 
double 
 int1a_init, ///< initial value for resonant loop variable 
 int1b_init, ///< initial value for resonant loop variable 
 int2a_init, ///< initial value for resonant loop variable 2 
 int2b_init; ///< initial value for resonant loop variable 2 
 
/// Source impedance compensation variables 
double 
 vrms_stop = 0.0; 
 
int32 
 mod_vsi_period = 0; ///< for OL modulation 
//@} 
 
/** @name Control Loop Variables 




 vhi = 
 { 
  0, // ref_adc 
  0, // targ_adc 
  0, // err 
  DEF_KP_VHI, // Kp 
  DEF_KI_VHI, // Ki 
  0, // overflow 
  0, // underflow 
  0L, // err_int 
  0L  // err_int_sum 
 }; ///< Vhi DC bus control loop 
  
type_pr_v_control 
 vac_ac = 
 { 
  0, // ref_adc 
  0, // targ_adc 
  0, // err 
  DEF_KP_VAC, // Kp 
  DEF_KI_VAC, // Ki 
  0, // overflow 
  0, // underflow 
  0L, // err_prop 
  0L, // err_int 
  0L,  // err_int_sum 
  0L  //err_int_sum1 
 }; ///< Vac Phase A voltage control loop 
type_pi_control 
 iac_a = 
 { 
  0, // ref_adc 
  0, // targ_adc 
  0, // err 
  DEF_KP_IAC, // Kp 
  DEF_KI_IAC, // Ki 
  0, // overflow 
  0, // underflow 
  0L, // err_prop 
  0L, // err_int 
  0L,  // err_int_sum 
  0L  //err_int_sum1 
 }; ///< Iac Phase A current control loop 
 
type_pi_control 
 iac_b = 
 { 
  0, // ref_adc 
  0, // targ_adc 
  0, // err 
  DEF_KP_IAC, // Kp 
  DEF_KI_IAC, // Ki 
  0, // overflow 
  0, // underflow 
  0L, // err_prop 
  0L, // err_int 
  0L,  // err_int_sum 
  0L  //err_int_sum1 
 }; ///< Iac Phase B current control loop 
  
type_pr_control 
 i_dg = 
 { 
  0, // ref_adc 
  0, // targ_adc 
  0, // err 
  DEF_KP_IAC, // Kp 
  DEF_KI_IAC, // Ki 
  0, // overflow 
  0, // underflow 
  0L, // err_prop 
  0L, // err_int 
  0L,  // err_int_sum 
  0L  //err_int_sum1 
 }; ///< I_dg output current 
 
type_sogi_pll 
 sogi_pll = 
{ 
 310 
  0,//Ed,  ///< reference quantity set by background in ADC 
counts 
  0,//Eq,  ///< target set by ramp or other control in ADC 
counts 
 
  0L,//err_k  ///< proportional error term 
  0L,//alpha_int  ///< integral error term 
  0L,//beta_int 
  0L,//omega 
  0L,//int_sum_pll 
  0L,//prop_pll 




/** @name ADC variables 




 adc = 
 { 
  0, // count_cal 
  0, // count_rms 
  0, // count_rms_bak 
  0, // count_rms_in 
  0, // flag_cal, 
  0, // flag_rms 
  0, // flag_rms_in 
  0, // iac_a_dc 
  0, // iac_b_dc 
  0, // i_dg_dc 
  {  0, // raw 
     0, // filt 
     0L, // rms_sum 
     0L, // rms_sum_bak 
     0L, // dc_sum 
     0L, // dc_sum_bak 
     0.0 // real 
     }, // vhi 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ac 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_bc 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // vac_ab 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac_a 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // iac_b 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // i_dg 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // p_total 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // q_total 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHA 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLA 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yHB 
  { 0, 0, 0L, 0L, 0L, 0L, 0.0 }, // yLB 
  0.0, // p_va 
 }; 
 
// ADC calibration variables 
int16 
 cal_gainA = 1<<14,  ///< calibration gain factor for A 
channel 
 cal_gainB = 1<<14,  ///< calibration gain factor for B 
channel 
 cal_offsetA = 0,  ///< calibration offset for A channel 
 cal_offsetB = 0,  ///< calibration offset for B channel 
 
 /// The calibration base is calculated at power up to compensate for DC 
 /// offsets in the Idc input paths. 
 cal_base_idc = 0; ///< calibration base for Idc 
 
double 
 cal_gain_A,  ///< ADC Channel A Inputs Gain 
 cal_gain_B,     ///< ADC Channel B Inputs Gain 
 cal_offset_a,   ///< ADC Channel A Inputs Offset 
 cal_offset_b;   ///< ADC Channel B Inputs Offset 
 
Uint16 
 cal_mode = 0,  ///< calibration mode 




/** @name Zero Crossing Synchronization Variables */ 
//@{ 
Uint16 
 ZX_seen = 0,   ///< flag set when a zx event is detected 
 in_sync = 0,  ///< Flag to indicate that sync is achieved 
 ZX_in_sync = 0,  ///< > ZX_SYNC_LIMIT means that sync has been 
achieved 
 ZX_state = ZX_LOST, ///< State of the zero crossing synch process 
 ZX_count = 0,  ///< Number of switching cycles between ZX 
interrupts 
 ZX_count_grab,   ///< for grab code only 
 ZX_cycles = 0,  ///< Count of number of ZXs during averaging 
 ZX_sum = 0;   ///< Running sum for average 
 
int16 
 ZX_time = 0;  ///< Time of captured ZX in timer units 
 
int32 
 ZX_time_phase = 0L,  ///< Time of captured ZX in phase units 
 zx_offset = ZX_OFFSET_POS, ///< variable offset for tuning (30 deg offset 
for line-line measurement 
 ZX_phase_scale = 0L,  ///< Scale factor between timer and phase units 
 ZX_phase_err = 0L,   ///< Difference in phase units (2^16 == 
360deg) 




/** @name Phase Sequence State Variables */ 
//@{ 
Uint16 
 seq_state = SEQ_INIT, ///< phase sequence state variable 
 seq_count = 0,   ///< count of passes through the phase detection 
loop 











/// ADC and PWM interrupt 
interrupt void isr_pwm(void); 
 
/// PDPINT interrupt 
interrupt void isr_pdpint(void); 
 
/// XINT1 Iac over current interrupt 
interrupt void isr_over_current(void); 
 
/// XINT2 Vdc over voltage interrupt 
interrupt void isr_over_voltage(void); 
 
/// Checks for slow thresholds on inputs and outputs 
void check_voltage_limits(void); 
 
/// Sets up and starts the PWM outputs (VSI) 
void pwm_init(void); 
 
/// Sets up the ADC for sampling triggered by PWM timer 
void adc_init(void); 
 
/// Calibrates the adc for gain and offset using the reference inputs. 
void adc_calibrate(void); 
 
/// Scales the RMS ADC quantities for use in background. 
void adc_scale_rms(void); 
 








/** @name Grid Connected Inverter State Machine Definitions */ 
//@{ 
 
void st_vsi_init(void);    ///< The state initialisation 
function 
void st_vsi_cal(void);    ///< Idc calibration state 
void st_vsi_vin_uv(void);   ///< Input undervoltage lockout 
void st_vsi_cal_iac(void);   ///< Iac calibration state 
void st_vsi_seq(void);    ///< Phase sequence detection 
state 
void st_vsi_charging(void);   ///< Charging the input bus 
void st_vsi_close_contactor(void); ///< Closing the main contactor 
void st_vsi_stop(void);    ///< Waiting for start trigger 
void st_vsi_start(void);   ///< Starts VSI switching before 
ramping 
void st_vsi_ramp_ol(void);   ///< Ramps up the AC current 
void st_vsi_ramp_cl(void);   ///< Ramps up the Vhi voltage 
or ref current 
void st_vsi_run(void);    ///< Maintaining target output 
voltage 
void st_vsi_fault(void);   ///< Wait for faults to clear 
 
/// State Variable - Contains Function Pointer and flag to indicate if it is 
/// the first call to the function 
State_Type 
 vsi_state = 
 { 
  &st_vsi_init,  // state function ptr 









/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called from the main background loop once every millisecond. 
It calls the individual VSI states and performs other millisecond event actions 
including: 
\li Over temperature fault detection 
\li Earth Leakage fault detection 
\li RMS calculations every 20ms 
\li Overload fault detection 
\li Input RMS and Slow DC averages every 0.2 seconds 
\li Input and Output voltage limit checking 
\li ADC calibration calculations every 0.5 seconds 
 
There was an external shutdown on DIGIN2 opening. This was removed since 
no-one seemed to need it. It should not be implemented at this level anyway. 





\li 01/05/06 DGH - derived from ele2.5kva/code/latest/cfpp.c 
\li 06/07/07 AM - added over temperature fault detection 
\li 26/07/07 AM - added earth leakage fault detection 
\li 11/04/08 PM - modified to reflect bc_ variables 
\li 23/12/08 AM - added low speed trip detection 
\li 28/05/09 AM - removed external shutdown on DIGIN2 




 static Uint16 
  ot_count = 0, 
  es_count = 0, 
  cf_count = 0; 
 Uint16 






 if (adc.flag_rms != 0) 
 { 
  adc.flag_rms = 0; 
  adc_scale_rms(); 
 } 
 else if (adc.flag_rms_in != 0) 
 { 
  adc.flag_rms_in = 0; 
  adc_scale_slow(); 
  if (cal_complete) 
  { 
   check_voltage_limits(); 
  } 
 } 
 else if (adc.flag_cal != 0) 
 { 
  adc.flag_cal = 0; 
  adc_calibrate(); 
 } 
 // check for emergency stop button press 
 if (IS_EMERG_STOP()) 
 { 
  if (es_count < ES_COUNT_LIM) 
  { 
   es_count++; 
   if (es_count >= ES_COUNT_LIM) 
   { 
    VSI_FAST_STOP(); 
    main_fault_set(FAULT_EMERG); 
    es_count = 0; 
   } 
  } 
 } 
 else if (es_count > 0) 
 { 
  es_count--; 
 } 
 // check for over temperature fault 
 if (IS_HEATSINK_OT()) 
 { 
  if (ot_count < OT_COUNT_LIM) 
  { 
   ot_count++; 
   if (ot_count >= OT_COUNT_LIM) 
   { 
    VSI_FAST_STOP(); 
    main_fault_set(FAULT_OT); 
   } 
  } 
 } 
 else if (ot_count > 0) 
 { 
  ot_count--; 
 } 
 // check for contactor aux input mismatch 
 if (IS_MAIN_CONTACTOR_ON()) 
 { 
  if ( !(IS_CONTACTOR_AUX()) ) 
  { 
   cf_flag = 1; 
  } 
 } 
 else // !(IS_MAIN_CONTACTOR_ON()) 
 { 
  if (IS_CONTACTOR_AUX()) 
  { 
   cf_flag = 1; 
  } 
 } 
 if (cf_flag != 0) 
 { 
  if (cf_count < CF_COUNT_LIM) 
  { 
   cf_count++; 
   if (cf_count >= CF_COUNT_LIM) 
   { 
    VSI_FAST_STOP(); 
    main_fault_set(FAULT_CONT); 
   } 
  } 
 } 
 else if (cf_count > 0) 
 313 
 { 
  cf_count--; 
 } 
} /* end vsi_state_machine */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function can be used to switch the VSI from the stopped state to a 
running state. It is useful in a manually controlled system, but in the 








 if (main_fault_get_reported() == 0) 
  is_vsi_switching = 1; 
} /* end vsi_enable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function can be used to switch the VSI from the running state to a stop 
state. It is useful in a manually controlled system, but in the standalone 








 is_vsi_switching = 0; 
} /* end vsi_disable */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the operating mode for the grid connected inverter. 
 




\li 15/02/10 AM - derived from bc_set_mode_pssw 
 
\param[in] mode The desired operating mode 
*/ 
void vsi_set_mode(Uint16 mode) 
{ 
 Uint16 
  status; 
 
 if (is_vsi_switching == 0) 
 { 
  op_mode_vsi = mode; 
  status = PARA_READ(P_STATUS); 
 
  if (op_mode_vsi == VSI_CV)  // Constant Voltage 
Mode 
  { 
   status |= ST_VSI_CV; 
   status &= ~(ST_VSI_OL|ST_VSI_CI); 
  } 
  else if (op_mode_vsi == VSI_CI) // Constant Current Mode 
  { 
   status |= ST_VSI_CI; 
   status &= ~(ST_VSI_CV|ST_VSI_OL); 
  } 
  else if (op_mode_vsi == VSI_OL) // Open Loop Mode 
  { 
   status |= VSI_OL; 
   status &= ~(ST_VSI_CV|ST_VSI_CI); 
  } 
 
  para_write_int(P_STATUS,status); 
 } 
} /* end vsi_set_mode */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




 return op_mode_vsi; 
} /* end vsi_get_mode */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 









 flag_step = 1; 
} /* end vsi_set_step */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target real AC RMS current for open loop operation. Converts the 




\li 10/02/10 AM - initial creation 
\li 11/01/11 DS - changed to peak AC current 
    - changed to d-axis (real) current 
 
\param[in] id Target AC current in 0.1Arms 
*/ 
void vsi_set_id(Uint16 id) 
{ 
 if (op_mode_vsi == VSI_CI) 
 { 
  id_ref_adc = (int16)(((double)id*__SQRT2/10.0)/ADC_IPH_SC); 
 } 
} /* end vsi_set_id */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Set the target reactive AC RMS current for reactive power control. Converts the 




\li 11/01/11 DS - initial creation 
 
\param[in] iq Target AC current in Arms 
*/ 
void vsi_set_iq(double iq) 
{ 
 iq_ref_adc = (int16)(iq*__SQRT2/ADC_IPH_SC); 
} /* end vsi_set_iq */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This function sets the target Vhi DC bus voltage for the grid connected inverter 




\li 15/02/10 AM - initial creation 
 
\param[in] v The target Vhi DC bus voltage 
*/ 
void vsi_set_vhi(Uint16 v) 
{ 
 vhi.ref_adc = (int16)((double)v / ADC_VDC_SC); 
} /* end vsi_set_vhi */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
\li 09/12/11 DS  - modified from phase shift to mod depth 
 
\param[in] mod Target modulation depth for open loop operation 
*/ 
void vsi_set_mod(double mod) 
{ 
 if (op_mode_vsi == VSI_OL) 
 { 
  if (fabs(mod) < 2.0) 
  { 
   mod_vsi_period = (int16)(mod * (double)PERIOD_2); 
  } 
  else 
  { 
   mod_vsi_period = (int16)(2.0 * (double)PERIOD_2); 
  } 
 } 
} /* end vsi_set_mod */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\retval 1 vsi system running 
\retval 0 system stopped 




 if (main_fault_get_reported() != 0) 
 { 
 315 




  return is_vsi_switching; 
 } 
} /* end vsi_get_status */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 




 return (Uint16)(adc.vhi.real + 0.5); 
} /* end vsi_get_vhi */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 17/01/12 AM - derived from vsi_get_vhi 
 




 return (Uint16)(adc.vhi_mid.real + 0.5); 
} /* end vsi_get_vhi_mid */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
Retrieves filtered and scaled Vac measurements. 
 
This function returns the AC voltage in RMS volts. The input parameter selects 





\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\returns AC output voltage in RMS Volts 
 
\param[in] phase selects voltage to report, 0 = AVG(VAC,VBC), 1 = VAC, 2 = VBC 
*/ 
Uint16 vsi_get_vac(Uint16 phase) 
{ 
 if (phase == 0) 
 { 
  return (Uint16)( (adc.vac_ac.real + adc.vac_bc.real)/2.0 + 0.5 ); 
 } 
 else if (phase == 1) 
 { 




  return (Uint16)( adc.vac_bc.real + 0.5 ); 
 } 
} /* end vsi_get_vac */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function returns the AC current in tenths of an RMS Amp. The input 
parameter selects which current is returned. It can be one of Ia, Ib, Ic, or 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 
\returns AC intermediate current in tenths of an RMS Amp 
 
\param[in] phase selects current to report, 0 = AVG(Ia,Ib), 1 = Ia, 2 = Ib 
*/ 
Uint16 vsi_get_iac(Uint16 phase) 
{ 
 if (phase == 0) 
 { 
  return (Uint16)( 10.0/2.0*(adc.iac_a.real + adc.iac_b.real) + 0.5 
); 
 } 
 else if (phase == 1) 
 { 
  return (Uint16)( 10.0*adc.iac_a.real + 0.5); 
 } 
 else //if (phase == 2) 
 { 
  return (Uint16)( 10.0*adc.iac_b.real + 0.5); 
 } 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function returns the Iac reference either directly for the open loop 





\li 15/04/08 AM - initial creation 
 




 return ((double)id_targ_adc/__SQRT2*ADC_IPH_SC); 
} /* end vsi_get_iac_ref */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




 return (int16)( adc.p_total.real + 0.5); 
} /* end vsi_get_p */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




 return (Uint16)( adc.p_va + 0.5); 
} /* end vsi_get_va */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 03/07/07 AM - initial creation 
\li 14/05/12 AM - removed scaling 
 




 return (int16)( adc.q_total.real + 0.5); 
} /* end vsi_get_q */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
\brief Returns output power factor 
 
Calculates the power factor of the output and scales it to hundredths. So a 
power factor of 0.8 is returned as 80. This function makes no attempt to 




\li 03/07/07 AM - initial creation 
 




 if (adc.p_va > adc.p_total.real) 
 { 
  if (adc.p_va != 0) 
   return (Uint16)(100.0 * adc.p_total.real / adc.p_va + 
0.5); 
  else 
   return 0; 
 } 
 else 
  return 100; 
} /* end vsi_get_pf */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function tests for the presence of the software tested fault. It is in 

















\li 31/07/07 - initial creation 
\li 02/05/08 AM - added Iout trip 
 





  faults = 0; 
 
 // check for hardware AC over current fault 
 if (GET_I_OV_TRIP()) 
 { 
  faults |= FAULT_HW_AC_OC; 
 } 
 // check for output over voltage fault 
 
 // check for software AC over current fault 
  if ( (adc.iac_a.filt > VSI_TRIP_IAC_OC) 
  || (adc.iac_a.filt < -VSI_TRIP_IAC_OC) 
  || (adc.iac_b.filt > VSI_TRIP_IAC_OC) 
  || (adc.iac_b.filt < -VSI_TRIP_IAC_OC) 
    ) 
 { 
  faults |= FAULT_SW_AC_OC; 
 } 
 // check for hardware DC bus over voltage fault 
 if (GET_VDC1_OV_TRIP()) 
 { 
  faults |= FAULT_HW_VHI_OV; 
 } 
 // check for input AC over voltage fault 
 if ( (adc.vac_ac.real > TRIP_VAC_MAX) 
  || (adc.vac_bc.real > TRIP_VAC_MAX) ) 
 { 
  faults |= FAULT_SW_OVIN; 
 } 
 else if (main_fault_get_reported()&FAULT_SW_OVIN) 
 { 
  if ( (adc.vac_ac.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) 
   || (adc.vac_bc.real > (TRIP_VAC_MAX-TRIP_VAC_HYST)) ) 
  { 
   faults |= FAULT_SW_OVIN; 
  } 
 } 
 
 // check for input AC under voltage fault 
 if ( (adc.vac_ac.real < TRIP_VAC_MIN) 
  || (adc.vac_bc.real < TRIP_VAC_MIN) ) 
 { 
  faults |= FAULT_SW_UVIN; 
 } 
 else if (main_fault_get_reported()&FAULT_SW_UVIN) 
 { 
  if ( (adc.vac_ac.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) 
   || (adc.vac_bc.real < (TRIP_VAC_MIN+TRIP_VAC_HYST)) ) 
  { 
   faults |= FAULT_SW_UVIN; 
  } 
 } 
 // charge fault is not checked 
 
 return faults; 
} /* end vsi_check_fault */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
 





  state; 
 
 if (IS_CURRENT_STATE(vsi_state,st_vsi_run)) 
  state = ST_VSI_RUN; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_init)) 
  state = ST_VSI_INIT; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal)) 
  state = ST_VSI_CAL; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_vin_uv)) 
  state = ST_VSI_UV; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_cal_iac)) 
  state = ST_VSI_CAL_IAC; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_seq)) 
  state = ST_VSI_SEQ; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_charging)) 
 318 
  state = ST_VSI_CHARGE; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_close_contactor)) 
  state = ST_VSI_CNTCR; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_stop)) 
  state = ST_VSI_STOP; 
 else if ((IS_CURRENT_STATE(vsi_state,st_vsi_ramp_cl)) 
   || (IS_CURRENT_STATE(vsi_state,st_vsi_ramp_ol))) 
  state = ST_VSI_RAMP; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_start)) 
  state = ST_VSI_START; 
 else if (IS_CURRENT_STATE(vsi_state,st_vsi_fault)) 
  state = ST_VSI_FAULT; 
 else 
  state = ST_VSI_ERROR; 
 
 return state; 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
\brief Updates VSI and stores ADC results 
 
This interrupt is triggered by the completion of the ADC conversions. It then: 
\li stores the ADC results 
\li applies the ADC calibration factors 
\li sums the calibration measurements 
\li applies a fast decaying average filter to the analog signals 
\li checks for fault conditions 
\li performs low speed averaging and rms calculations 
\li DC bus compensation 
\li updates phase angle 
\li calculates switching times 
\li centers pulses in switching period 
\li loads compares registers with switching times 





\li 01/05/07 DGH - derived from ele2.5kva\\code\\latest\\cfpp.c 
\li 11/11/09 AM - added Iac O/C event restart rather than trip 
\li 22/12/09 AM = removed Iac O/C event restart 
\li 29/11/10 AM - added Idc out o/c counter for slower trip time 
\li 26/06/14 PM - Modified the .raw lines from the AdcRegs to be  




#pragma CODE_SECTION(isr_pwm, "ramfuncs"); 
#endif 
interrupt void isr_pwm(void) 
{ 





 // store ADC results from previous cycle 
 adc.iac_a.raw = (int16)(AdcRegs.ADCRESULT0>>4); 
 // gain correction factor 
 adc.iac_a.raw = (int16)( ((int32)adc.iac_a.raw*(int32)cal_gainB) >> 14) 
    - cal_offsetB - ADC_IPH_OFFSET - adc.iac_a_dc; 
 adc.iac_b.raw = (int16)(AdcRegs.ADCRESULT2>>4); 
 adc.iac_b.raw = (int16)( ((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) 
    - cal_offsetA - ADC_IPH_OFFSET - adc.iac_b_dc; 
     
 adc.i_dg.raw = (AdcRegs.ADCRESULT4>>4); 
 adc.i_dg.raw = (int16)( ((int32)adc.i_dg.raw*(int32)cal_gainA) >> 14) 
    - cal_offsetA - ADC_IPH_OFFSET; 




 // store ADC results from previous cycle 
 adc.iac_a.raw = (int16)(AdcRegs.ADCRESULT0>>4); 
 // gain correction factor 
 adc.iac_a.raw = (int16)( ((int32)adc.iac_a.raw*(int32)cal_gainB) >> 14) 
    - cal_offsetB - ADC_IPH_OFFSET; 
 adc.iac_a.raw = - adc.iac_a.raw - adc.iac_a_dc; 
 
 adc.iac_b.raw = (int16)(AdcRegs.ADCRESULT2>>4); 
 adc.iac_b.raw = (int16)( ((int32)adc.iac_b.raw*(int32)cal_gainA) >> 14) 
    - cal_offsetA - ADC_IPH_OFFSET; 
 adc.iac_b.raw = - adc.iac_b.raw - adc.iac_b_dc; 
  
 adc.i_dg.raw = (AdcRegs.ADCRESULT4>>4); 
 adc.i_dg.raw = (int16)( ((int32)adc.i_dg.raw*(int32)cal_gainA) >> 14) 
    - cal_offsetA - ADC_IPH_OFFSET; 




 // ADCRESULT1 unused 
 
 if (EvaRegs.EVAIFRA.bit.T1UFINT == 1) 
 { 
  adc.vhi.raw_lo = (int16)(AdcRegs.ADCRESULT9>>4); 
  adc.vhi.raw_lo = (int16)( 
((int32)adc.vhi.raw_lo*(int32)cal_gainB) >> 14) 
    - cal_offsetB; 
 
 319 
  adc.vhi_mid.raw_lo = (int16)(AdcRegs.ADCRESULT7>>4); 
  adc.vhi_mid.raw_lo = (int16)( 
((int32)adc.vhi_mid.raw_lo*(int32)cal_gainB) >> 14) 
    - cal_offsetB; 
 
  adc.vac_bc.raw_lo = (int16)(AdcRegs.ADCRESULT3>>4); 
  adc.vac_bc.raw_lo = (int16)( 
((int32)adc.vac_bc.raw_lo*(int32)cal_gainB) >> 14) 
    - cal_offsetB - ADC_VAC_OFFSET; 
 
  adc.vac_ac.raw_lo = (AdcRegs.ADCRESULT5>>4); 
  adc.vac_ac.raw_lo = (int16)( 
((int32)adc.vac_ac.raw_lo*(int32)cal_gainB) >> 14) 





  adc.vhi.raw_hi = (int16)(AdcRegs.ADCRESULT9>>4); 
  adc.vhi.raw_hi = (int16)( 
((int32)adc.vhi.raw_hi*(int32)cal_gainB) >> 14) 
    - cal_offsetB; 
 
  adc.vhi_mid.raw_hi = (int16)(AdcRegs.ADCRESULT7>>4); 
  adc.vhi_mid.raw_hi = (int16)( 
((int32)adc.vhi_mid.raw_hi*(int32)cal_gainB) >> 14) 
    - cal_offsetB; 
 
  adc.vac_bc.raw_hi = (int16)(AdcRegs.ADCRESULT3>>4); 
  adc.vac_bc.raw_hi = (int16)( 
((int32)adc.vac_bc.raw_hi*(int32)cal_gainB) >> 14) 
    - cal_offsetB - ADC_VAC_OFFSET; 
 
  adc.vac_ac.raw_hi = (int16)(AdcRegs.ADCRESULT5>>4); 
  adc.vac_ac.raw_hi = (int16)( 
((int32)adc.vac_ac.raw_hi*(int32)cal_gainB) >> 14) 




/* // ADCRESULT1 unused*/ 
/* // ADCRESULT4 unused*/ 
/* // ADCRESULT6 unused*/ 
/* // ADCRESULT8 unused*/ 
/* // ADCRESULT10 unused*/ 
/* // ADCRESULT11 unused*/ 
 
 
 // calibration from references 
 adc.yHA.dc_sum += (Uint32)(AdcRegs.ADCRESULT12>>4); 
 adc.yLA.dc_sum += (Uint32)(AdcRegs.ADCRESULT14>>4); 
 adc.yHB.dc_sum += (Uint32)(AdcRegs.ADCRESULT13>>4); 
 adc.yLB.dc_sum += (Uint32)(AdcRegs.ADCRESULT15>>4); 
 adc.count_cal++; 
 if (adc.count_cal > ADC_COUNT_CAL) 
 { 
  adc.count_cal = 0; 
  adc.yHA.dc_sum_bak = adc.yHA.dc_sum; 
  adc.yLA.dc_sum_bak = adc.yLA.dc_sum; 
  adc.yHB.dc_sum_bak = adc.yHB.dc_sum; 
  adc.yLB.dc_sum_bak = adc.yLB.dc_sum; 
  adc.yHA.dc_sum = 0; 
  adc.yLA.dc_sum = 0; 
  adc.yHB.dc_sum = 0; 
  adc.yLB.dc_sum = 0; 
  adc.flag_cal = 1; 
 } 
 
 // fast filter ADC results 
 adc.vhi.filt = (3*adc.vhi.filt + 
       ((adc.vhi.raw_hi + 
adc.vhi.raw_lo)>>1) + 2)>>2; 
 adc.vhi_mid.filt = (3*adc.vhi_mid.filt + 
      ((adc.vhi_mid.raw_hi + 
adc.vhi_mid.raw_lo)>>1) + 2)>>2; 
 adc.vac_ac.filt = (3*adc.vac_ac.filt + 
      ((adc.vac_ac.raw_hi + 
adc.vac_ac.raw_lo)>>1) + 2)>>2; 
 adc.vac_bc.filt = (3*adc.vac_bc.filt + 
      ((adc.vac_bc.raw_hi + 
adc.vac_bc.raw_lo)>>1) + 2)>>2; 
 adc.vac_ab.filt = adc.vac_ac.filt - adc.vac_bc.filt; 
 adc.iac_a.filt = adc.iac_a.raw; 






 // check for analog faults 
 if ( (adc.iac_a.filt > VSI_TRIP_IAC_OC) 
  || (adc.iac_a.filt < -VSI_TRIP_IAC_OC) 
  || (adc.iac_b.filt > VSI_TRIP_IAC_OC) 
  || (adc.iac_b.filt < -VSI_TRIP_IAC_OC) ) 
 { 
  VSI_FAST_STOP(); // fast shutdown 
  main_fault_set_int(FAULT_SW_AC_OC); 
 } 
 
 // poll over current hardware trip since interrupt is level triggered 
 if (GET_I_OV_TRIP()) 
 { 
  VSI_FAST_STOP(); // fast shutdown 
  main_fault_set_int(FAULT_HW_AC_OC); 
 } 
 // poll over voltage hardware trip since interrupt is level triggered 
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 if (GET_VDC1_OV_TRIP()) 
 { 
  VSI_FAST_STOP(); // fast shutdown 







 adc.vhi.dc_sum += (int32)adc.vhi.filt; 
 adc.vhi_mid.dc_sum += (int32)adc.vhi_mid.filt; 
 
 if (adc.count_rms_in >= COUNT_DC_IN) 
 { 
  adc.flag_rms_in = 1; 
  adc.vhi.dc_sum_bak = adc.vhi.dc_sum; 
  adc.vhi.dc_sum = 0L; 
  adc.vhi_mid.dc_sum_bak = adc.vhi_mid.dc_sum; 
  adc.vhi_mid.dc_sum = 0L; 
 




 adc.iac_a.rms_sum += 
(int32)(((int32)adc.iac_a.filt*(int32)adc.iac_a.filt) 
        
 >>ADC_RMS_PS); 
 adc.iac_a.dc_sum += (int32)adc.iac_a.filt; 
 adc.iac_b.rms_sum += 
(int32)(((int32)adc.iac_b.filt*(int32)adc.iac_b.filt) 
        
 >>ADC_RMS_PS); 
 adc.iac_b.dc_sum += (int32)adc.iac_b.filt; 
 
 adc.vac_ac.rms_sum += 
(int32)(((int32)adc.vac_ac.filt*(int32)adc.vac_ac.filt) 
        
 >>ADC_RMS_PS); 
 adc.vac_ac.dc_sum += (int32)adc.vac_ac.filt; 
 adc.vac_bc.rms_sum += 
(int32)(((int32)adc.vac_bc.filt*(int32)adc.vac_bc.filt) 
        
 >>ADC_RMS_PS); 
 adc.vac_bc.dc_sum += (int32)adc.vac_bc.filt; 
 adc.vac_ab.rms_sum += 
(int32)(((int32)adc.vac_ab.filt*(int32)adc.vac_ab.filt) 
        
 >>ADC_RMS_PS); 
 adc.vac_ab.dc_sum += (int32)adc.vac_ab.filt; 
 
 adc.p_total.rms_sum += (int32)( 
   
 (((int32)adc.iac_a.filt*(int32)adc.vac_ac.filt)>>ADC_RMS_PS) 
   + 
(((int32)adc.iac_b.filt*(int32)adc.vac_bc.filt)>>ADC_RMS_PS) ); 
 adc.q_total.rms_sum += (int32)( 
   (((int32)adc.iac_a.filt*(2*((int32)adc.vac_bc.filt)-
((int32)adc.vac_ac.filt)))>>ADC_RMS_PS) 
   - (((int32)adc.iac_b.filt*(2*((int32)adc.vac_ac.filt)-
((int32)adc.vac_bc.filt)))>>ADC_RMS_PS) ); 
//Q=((vbc-0.5*vac).*ia-(vac-0.5*vbc).*ib)*2/sqrt(3) 
 // only update rms sum over full cycle 
 if (phase_a < phase_step) 
 { 
  adc.flag_rms = 1; 
  adc.iac_a.rms_sum_bak = adc.iac_a.rms_sum; 
  adc.iac_a.rms_sum = 0L; 
  adc.iac_a.dc_sum_bak = adc.iac_a.dc_sum; 
  adc.iac_a.dc_sum = 0L; 
  adc.iac_b.rms_sum_bak = adc.iac_b.rms_sum; 
  adc.iac_b.rms_sum = 0L; 
  adc.iac_b.dc_sum_bak = adc.iac_b.dc_sum; 
  adc.iac_b.dc_sum = 0L; 
  adc.vac_ac.rms_sum_bak = adc.vac_ac.rms_sum; 
  adc.vac_ac.rms_sum = 0L; 
  adc.vac_ac.dc_sum_bak = adc.vac_ac.dc_sum; 
  adc.vac_ac.dc_sum = 0L; 
  adc.vac_bc.rms_sum_bak = adc.vac_bc.rms_sum; 
  adc.vac_bc.rms_sum = 0L; 
  adc.vac_bc.dc_sum_bak = adc.vac_bc.dc_sum; 
  adc.vac_bc.dc_sum = 0L; 
  adc.vac_ab.rms_sum_bak = adc.vac_ab.rms_sum; 
  adc.vac_ab.rms_sum = 0L; 
  adc.vac_ab.dc_sum_bak = adc.vac_ab.dc_sum; 
  adc.vac_ab.dc_sum = 0L; 
  adc.p_total.rms_sum_bak = adc.p_total.rms_sum; 
  adc.p_total.rms_sum = 0L; 
  adc.q_total.rms_sum_bak = adc.q_total.rms_sum; 
  adc.q_total.rms_sum = 0L; 
 
  adc.count_rms_bak = adc.count_rms; 
  adc.count_rms = 0; 
 } 
 if (phase_a < phase_step) 
 { 
//  DIGIO6_SET(); // debug 
 
  // check for enable 
  if (vsi_en_outputs == 2) 
  { 
//   GrabRun(); 
   // do this multiple times to get the right compare 
values buffered 
   vsi_en_outputs--; 
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   Ia_int1 = int1a_init; 
   Ia_int2 = int2a_init; 
   Ib_int1 = int1b_init; 
   Ib_int2 = int2b_init; 
  } 
 } 
 else if (phase_a > 0x40000000L) 
 { 
//  DIGIO6_CLEAR(); // debug 
 } 
 else if (vsi_en_outputs == 1) 
 { 
  vsi_en_outputs = 0; 
  VSI_ENABLE_1PH(); 
  // Initialize the PR values to the calculated points 
  Ia_int1 = int1a_init; 
  Ia_int2 = int2a_init; 
  Ib_int1 = int1b_init; 







 // Vhi PI current loop 
 if (op_mode_vsi == VSI_CV) 
 { 
  vhi.err = vhi.targ_adc - adc.vhi.filt; 
  vhi.err_int = (long)vhi.err * (long)vhi.Ki; 
  if (vhi.underflow) 
  { 
   if (vhi.err_int > 0) 
   { 
    vhi.err_int_sum += vhi.err_int; 
   } 
  } 
  else if (vhi.overflow) 
  { 
   if (vhi.err_int < 0) 
   { 
    vhi.err_int_sum += vhi.err_int; 
   } 
  } 
  else 
  { 
   vhi.err_int_sum += vhi.err_int; 
  } 
  id_targ_adc = -(((long)vhi.err + (vhi.err_int_sum>>I_SHIFT_VHI)) 
      * (long)vhi.Kp)>>P_SHIFT_VHI; 
 
  // check for over voltage 
  if (vhi.err < -VHI_OS_LIM_SET) 
  { 
   if (iac_lim_adc != 0) 
   { // only reset integrator the first time 
    vhi.err_int_sum = ((int32)(-
vhi.err))<<I_SHIFT_VHI; 
   } 
   iac_lim_adc = 0; 
  } 
  else if (vhi.err > -VHI_OS_LIM_CLEAR) 
  { 
   iac_lim_adc = IAC_MAX; 
  } 
 
  // check for saturation 
  if (id_targ_adc > iac_lim_adc) 
  { 
   id_targ_adc = iac_lim_adc; 
   vhi.overflow = 1; 
   vhi.underflow = 0; 
  } 
  else if (id_targ_adc < -IAC_MAX) 
  { 
   id_targ_adc = -IAC_MAX; 
   vhi.overflow = 0; 
   vhi.underflow = 1; 
  } 
  else 
  { 
   vhi.overflow = 0; 
   vhi.underflow = 0; 





 /* update phase angle */ 
 //phase_a_zx += phase_step_zx; 
  phase_a += phase_step; 


















 Voltage Reference Generation (Single Phase only) 
============================================================================*/ 
 vac_ac.targ_adc = (((long)cos_table[index]*V_NOM_PK)>>14); 
 




 CLosed Loop Voltage Regulation Code (PR) 
============================================================================*/
  
 vac_ac.err_prop = (int32)(DEF_NM*(vac_ac.targ_adc - adc.vac_ac.raw_lo + 
i_dg.targ_adc ));//output current feedback flipped?? 
  
 if (sw_sat != 0) 
 { 





  vac_ac.err_int = vac_ac.err_prop*DEF_KI_RES; 
   
 } 
 vac_ac.err_int_sum  += (int32)((vac_ac.err_int-
vac_ac.err_int_sum1)/VSI_FINT); 
 vac_ac.err_int_sum1 += 
(int32)((DEF_W_SQR*vac_ac.err_int_sum)>>W_SHIFT_RES); 
  






 Current Reference Generation 
============================================================================*/ 





 //timing bit 
 
 // Calculate current errors 
 // in simple terms the error is defined as 
 // ia_err = ia(target) - ia(measured) 
 // targ_adc and raw are in adc counts. Converted to amps by multiplying 
by 
 // the ADC_IAC_SC factor expressed as an integer - ie. scaled by SMALL_Q 
 // after the fixed point multiplication the scaling factor SMALL_Q must 
be 
 // removed, however we wish to express the error answer as an integer 
scaled 
 // by FIX_Q, so the shift is modified. 
 // The error answers are stored as 32 bit integers scaled by FIX_Q 
   
 iac_a.err_prop = (int32)(iac_a.targ_adc - ((-adc.iac_a.raw-
adc.i_dg.raw))); 
  
 t_a_cnt = (int16)((iac_a.err_prop *DEF_KC)>>P_SHIFT_IAC); 
  
 //First determine scale factor for DC bus compensation 
 //DC bus compensation = mod_depth * nominal_DC_bus/real_DC_bus 
 //DC Bus compensation only applies above the minimum DC Bus voltage 
 if (adc.vhi.filt > MIN_ADC_VDC_COMP) 
 { 




  adc_vdc_comp = MIN_ADC_VDC_COMP; 
 } 
 
 // convert into a unitless ratio for application to the final switching 
time 
 // Scaled by FIX_Q to enable it to remain an integer 
 DCBUS_comp = (int32)(VHI_NOM_COUNT_FIX/adc_vdc_comp); 
 
 //Then determine rotating phasor 
 /*need to tell fundamental freq from phase step. 
  phase step is a portion of 2^32, stepped at FINT_VSI. 
  Formula is : phase_step * FINT_VSI/2^32 
 
  phase_step is scaled by 2^32, so phase_step^2 is scaled by 2^64. 
  Therefore W_TS_CONST has a >> by 64 to remove this offset. 
  w_ts_sq is scaled by FIX_Q to maintain the integer. 
  computation is completed with floating point multiplications. 
 */ 
 
 t_a_cnt = (int16)(((int32)t_a_cnt *DCBUS_comp ) >> FIX_Q); 
  
 //floating point version 
// ib_prop = ib_error * KP_IAC; 
// int1b  += (ib_err_ki - int2b) / FINT_VSI; 
// int2b  += int1b * w_ts_sq; 




 // Convert demanded inst. voltage to switching time 
 if (op_mode_vsi != VSI_OL) 
 { 
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  t_a = t_a_cnt; 




  //Converted to suit single phase 
  t_a = ((long)cos_table[index_a]*(long)-mod_vsi_period)>>14; 
  t_b = -t_a; 
 } 
 t_c = 0; 
 
 
 /* clamp switch times for pulse deletion and saturation */ 
 sw_sat = 0; 
 
 // A phase 
 if (t_a >= MAX_TIME) 
 { 
  EvbRegs.CMPR4 = 0; 
  sw_sat++; 
 } 
 else if (t_a <= -MAX_TIME) 
 { 
  if (!V_Asat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
   EvbRegs.CMPR4 = PERIOD - 1; 
  else 
   EvbRegs.CMPR4 = PERIOD; 
  V_Asat = 1; 




  if (V_Asat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
   EvbRegs.CMPR4 = PERIOD; 
  else 
   EvbRegs.CMPR4 = PERIOD_2 - t_a; 
  V_Asat = 0; 
 } 
 
 // B phase 
 if (t_b >= MAX_TIME) 
 { 
  EvbRegs.CMPR5 = 0; 
  sw_sat++; 
 } 
 else if (t_b <= -MAX_TIME) 
 { 
  if (!V_Bsat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
   EvbRegs.CMPR5 = PERIOD - 1; 
  else 
   EvbRegs.CMPR5 = PERIOD; 
  V_Bsat = 1; 





  if (V_Bsat && (EvaRegs.EVAIFRA.bit.T1UFINT == 1)) 
   EvbRegs.CMPR5 = PERIOD; 
  else 
   EvbRegs.CMPR5 = PERIOD_2 - t_b; 




  ***Sine/Cosine lookup *** 
============================================================================*/ 
  index = (phase_b>>22)|0x0001;//Scaled to suit counts 1024  
  // interpolate more accurate sine value 
  sin_val = sin_table[index]; 
  cos_val = cos_table[index]; 
/* ========================================================================= 







  //***SOGI_PLL implementation***// 
 
  //Alpha calculation 
 sogi_pll.err_k     = (int32)(((adc.vac_ac.raw_lo-
sogi_pll.alpha_int)*DEF_K_SOGI)>>P_SHIFT_SOGI); //Scaled 
 sogi_pll.alpha_int += ((sogi_pll.omega*(sogi_pll.err_k - 
sogi_pll.beta_int)) / VSI_FINT_INT); 
 sogi_pll.beta_int  += ((sogi_pll.omega*sogi_pll.alpha_int) /  
VSI_FINT_INT2); 
 
 // Park Transform 
  sogi_pll.Ed = (int32)(((sogi_pll.alpha_int*cos_val) + (sogi_pll.beta_int 
*sin_val))>>14); 
  sogi_pll.Eq = (int32)(((sogi_pll.beta_int *cos_val) - 
(sogi_pll.alpha_int*sin_val))>>14)*norm_lpf; 
  
 sogi_pll.lpf += (int32)(((DEF_W_C*(sogi_pll.Ed-
sogi_pll.lpf))>>SHIFT_W)/VSI_FINT_INT); 
  
 if (sogi_pll.lpf < MIN_VAL) 
    sogi_pll.lpf = MIN_VAL;//Avoid dividing zero 
    




 /* ========================================================================= 
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   ***PLL Loop Filter*** 
 ============================================================================*/ 
   sogi_pll.prop_pll     = (sogi_pll.Eq); 
    
   sogi_pll.int_sum_pll += (sogi_pll.Eq) *DEF_KI_PLL; 
 
  // Gives omega_pll 
   sogi_pll.omega = (int32)(((sogi_pll.prop_pll + 
(sogi_pll.int_sum_pll>>I_SHIFT_PLL))*DEF_KP_PLL)>>P_SHIFT_PLL) ; 
   sogi_pll.omega+= (int32)((DEF_W_NOM)>>SHIFT_W); 
 
 //Anti-windup for integration(not included ) 
 // Theta PLL integration// 
   theta_pll =(Uint32)((sogi_pll.omega)*(DEF_I_PLL)); 
 
 //Angle updates in current controller// 








 if (GrabRunning()) 
 { 
//  grab_dec++; 
//  if (grab_dec > GRAB_DEC) 
//  { 
 
   grab_dec = 0; 
   GrabStore(0,adc.vac_ac.real); 
   GrabStore(1,adc.vac_bc.real); 
   GrabStore(2,adc.vhi.real); 
   GrabStore(3,Ia_int1);//adc.iac_b.filt); 
   GrabStore(4,Ia_int2);//adc.q_total.rms_sum); 
   GrabStore(5,Ia_ctrl);//adc.count_rms); 
 
   GrabStep(); 











 // clear flag for saturation operation 
 EvaRegs.EVAIFRA.bit.T1UFINT = 1; 
 
// prepare for next interrupt 
 AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Acknowledge interrupt to PIE 
} /* end isr_pwm */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 02/05/07 AM - initial creation 
\li 31/10/14 PM - Modified to include both PDPINTA and PDPINTB trips 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_pdpint, "ramfuncs"); 
#endif 




 fault_gate_flag = 1; 
 EvaRegs.EVAIFRA.all = BIT0; 
 EvbRegs.EVBIFRA.all = BIT0; 
 // Acknowledge this interrupt to receive more interrupts from group 1 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 
} /* end isr_pdpint */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 21/03/07 AM - initial creation 
\li 11/11/09 AM - added Iac O/C event restart rather than trip 
\li 22/12/09 AM = removed Iac O/C event restart 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_over_current, "ramfuncs"); 
#endif 
interrupt void isr_over_current(void) 
{ 
 VSI_FAST_STOP(); 
 main_fault_set_int(FAULT_HW_AC_OC);  // Includes 
Transformer overcurrent 
 
 // Acknowledge this interrupt to receive more interrupts from group 1 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 




/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 




\li 02/05/07 AM - initial creation 
*/ 
#ifndef BUILD_RAM 
#pragma CODE_SECTION(isr_over_voltage, "ramfuncs"); 
#endif 




 // Acknowledge this interrupt to receive more interrupts from group 1 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; 






//& subgraph cluster0 { node [style=filled] 
//& color=midnightblue; 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function initialises the ADC, the PWM, and LEDs. It resets the RMS target 
voltage to zero. It resets the target output voltage to zero and makes sure 
that the soft charge relay and main contactor are open. 
 





\li 22/06/05 AM - initial creation 
\li 10/04/08 PM - ported from 25kVA Boost Code 
*/ 
//& st_vsi_init [shape=box,style=bold,peripheries=2,color=black,label="Init VSI"] 
void st_vsi_init(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  adc_init(); 
  pwm_init(); // initialises VSI stage 
  VSI_FAST_STOP(); 
  led_set(LED_INIT); 
  MAIN_CONTACTOR_OFF(); 
  SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
  ENABLE_DIGOUT(); 
  id_targ_adc = 0; 
  iq_targ_adc = 0; 
  id_ref_adc = 0; 
  iq_ref_adc = 0; 
  wd_timer[WD_CHARGE] = START_DELAY;  // msec 
 } 
 if (wd_timer[WD_CHARGE] == 0) 
 { 
  //& st_vsi_init -> st_vsi_cal [style=bold,label="start delay 
finished"] 
  NEXT_STATE(vsi_state,st_vsi_cal); 
 } 
 //& st_vsi_init -> st_vsi_init [label="Wait"] 
} /* end st_vsi_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The current inputs from the LEMs have significant offsets due to tolerance 
variations between the LEMs and the op amp inputs. This function waits for the 





\li 09/08/07 AM - initial creation 
\li 10/04/08 PM - Ported from 25kVA Boost code 
\li 28/05/09 AM - changed next state from charging to vin_uv 
*/ 
//& st_vsi_cal [label="Initial Calibration"] 
void st_vsi_cal(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  wd_timer[WD_CHARGE] = CAL_DELAY; 
  led_set(LED_INIT); 
 } 
 
 if (wd_timer[WD_CHARGE] == 0) 
  { 
 /*  cal_base_idc += (int16)((double)adc.idc_out.dc_sum_bak 
        
 /(double)COUNT_DC_IN); 
 */ 
   cal_complete = 1; 
 
   if (op_mode_vsi == VSI_OL) 
   { 
    NEXT_STATE(vsi_state,st_vsi_cal_iac); 
   } 
   else 
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   { 
    //& st_vsi_cal -> st_vsi_vin_uv 
[style=bold,label="init cal done"] 
    NEXT_STATE(vsi_state,st_vsi_vin_uv); 
   } 
  } 
  //& st_vsi_cal -> st_vsi_cal 
 } /* end st_vsi_cal */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
On start up and when recovering from a fault condition, the state machine 
waits in this state until the 3 phase input voltage exceeds a minimum ac 
voltage limit. It can then proceed into the IAC calibration state. 
 




\li 01/06/07 AM - initial creation 
\li 07/12/07 PM - Added detection of negative voltage - trigger a fault 
\li 10/04/08 PM - modified for 30kW battery charger - ac voltage detection 
*/ 
//& st_vsi_vin_uv [label="Check AC Input Voltage\nContactor Open\nRelay Open"] 
void st_vsi_vin_uv(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_FAST_STOP(); 
  MAIN_CONTACTOR_OFF(); 
  SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
  led_set(LED_UV); 
  puts_COM0(" l "); 
 } 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_ST_VIN_UV) != 0) 
 { 
  //& st_vsi_vin_uv -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 if ( (adc.vac_ac.real >= VAC_MIN_CLOSE) 
  && (adc.vac_bc.real >= VAC_MIN_CLOSE) ) 
 { 
  main_fault_clear(~FAULT_ST_VIN_UV); // clear ignored faults 
  //& st_vsi_vin_uv -> st_vsi_cal_iac [style=bold,label="AC 
Volts\nin Range"] 
  NEXT_STATE(vsi_state,st_vsi_cal_iac); 
 } 
 //& st_vsi_vin_uv -> st_vsi_vin_uv 
} /* end st_vsi_vin_uv */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
The current inputs from the LEMs have significant offsets due the tolerance 
variations between the LEMs and the op amp inputs. This function waits for one 
second of rms measurements to take place which allows the dc offset in the AC 
currents to be measured. 
 




\li 15/02/10 AM - initial creation 
*/ 
//& st_vsi_cal_iac [label="Calibrate IAC"] 
void st_vsi_cal_iac(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  cal_mode = CAL_INIT; 
  led_set(LED_INIT); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_cal_iac -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 
 if (cal_mode == CAL_DONE) 
  { 
   if (op_mode_vsi == VSI_OL) 
   { 
    NEXT_STATE(vsi_state,st_vsi_charging); 
   } 
   else 
   { 
    //& st_vsi_cal_iac -> st_vsi_seq 
[style=bold,label="CAL DONE"] 
    NEXT_STATE(vsi_state,st_vsi_seq); 
   } 
  } 
 //& st_vsi_cal_iac -> st_vsi_cal_iac 
} /* end st_vsi_cal_iac */ 
 
 




This state monitors the voltage measurements to determine the phase sequence 
of the supply. This sets constants for the zero crossing offset, the B phase 
target current calculation and the B phase resonant integrator initial values. 
 
You really need to draw phasor diagrams for the positive and negative phase 
sequences to see how this code is working. 
 
The supply is connected to the E13 such that the mesaured quantity vac_ac is 
measuring the Vac line to line voltage and vac_bc is measuring Vbc line to line 
voltage. 
 
The code waits for vac_ac to be negative and then pass through positive going 
zero crossing. At this point, the sign of vac_bc is tested. If it is negative 
then there is a positive sequence supply, otherwise there is a negative 
sequence supply. 
 
This test is taken ten times to avoid a glitch causing a wrong decision. If all 
ten samples agree then the phase sequence is determined. Otherwise the process 
is repeated. 
 
This enables the wiring to the inverter not to influence the ability of the 





\li 04/05/10 AM - initial creation 
\li 28/02/14 PM - Modified initialization of int1b_init and int2b_init 
*/ 
//& st_vsi_seq [label="Determine Phase Sequence\nand Zero Crossing"] 
void st_vsi_seq(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  seq_state = SEQ_INIT; 
  led_set(LED_INIT); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_seq -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 
 switch (seq_state) 
 { 
  case SEQ_INIT: 
   seq_count = 0; 
   seq_pos_count = 0; 
   puts_COM0("seq "); 
   seq_state = SEQ_WAIT_NEG; 
  break; 
  case SEQ_WAIT_NEG: 
   if (adc.vac_bc.filt < 0) 
   { 
    seq_state = SEQ_WAIT_ZX; 
   } 
  break; 
  case SEQ_WAIT_ZX: 
   if (adc.vac_bc.filt > 0) 
   { 
    if (adc.vac_ac.filt > 0) 
    { 
     seq_pos_count++; 
     puts_COM0("+ "); 
    } 
    else 
    { 
     puts_COM0("- "); 
    } 
    seq_count++; 
    if (seq_count >= 10) 
    { 
     seq_state = SEQ_DONE; 
     if (seq_pos_count >= 10) 
     { 
      phase_120 = PHASE_120_POS; 
      zx_offset = ZX_OFFSET_POS; 
      int1b_init = 1.0; 
      int2b_init = 1.0; 
     } 
     else if (seq_pos_count == 0) 
     { 
      phase_120 = PHASE_120_NEG; 
      zx_offset = ZX_OFFSET_NEG; 
      int1b_init = -1.0; 
      int2b_init = 1.0; 
     } 
     else 
     { 
      seq_state = SEQ_INIT; 
     } 
    } 
    else 
    { 
     wd_timer[WD_CHARGE] = SEQ_DELAY; 
     seq_state = SEQ_WAIT; 
    } 
   } 
  break; 
  case SEQ_WAIT: 
   if (wd_timer[WD_CHARGE] == 0) 
   { 
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    seq_state = SEQ_WAIT_NEG; 
   } 
  break; 
  case SEQ_DONE: 
   //& st_vsi_seq -> st_vsi_charging [style=bold,label="SEQ 
OK"] 
   NEXT_STATE(vsi_state,st_vsi_charging); 
  break; 
 } 
 //& st_vsi_seq -> st_vsi_seq 
} /* end st_vsi_seq */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state closes the soft charge relay to charge the input DC bus before the 
main contactor is closed. The end of charge is defined as occurring after 10 
seconds of charging or when the DC bus voltage is within 20V of the AC input 
line to line voltage. If the bus isn't charged after 10 seconds then a charging 




\li 01/06/07 AM - initial creation 
\li 28/05/09 AM - changed end of charge to 10s 
*/ 




  vac_max, 
  vdc_lim; 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  MAIN_CONTACTOR_OFF(); 
  SOFT_CHARGE_RELAY_ON(); // close soft charge contactor 
 
  wd_timer[WD_CHARGE] = SOFT_CHARGE_TIME; // msec 
  led_set(LED_CHARGE); 
  puts_COM0("c"); 
 } 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_charging -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 
 // find maximum line to line AC input 
 vac_max = adc.vac_ac.real; 
 if (adc.vac_bc.real > vac_max) 
 { 
  vac_max = adc.vac_bc.real; 
 } 
 vdc_lim = vac_max*1.4 - VDC_VOLT_CHG_DIFF; 
 
 // test for acceptable DC bus voltage after charging 
 if (adc.vhi.real > vdc_lim) 
 { 
  //& st_vsi_charging -> st_vsi_close_contactor 
[style=bold,label="HVDC OK"] 
  NEXT_STATE(vsi_state,st_vsi_close_contactor); 
 } 
 // no appreciable charging in 2 sec 
 if ( (wd_timer[WD_CHARGE] > BUS_SHORT_DELAY) 
  && (wd_timer[WD_CHARGE] < BUS_SHORT_DELAY+10) ) 
 { 
  if (adc.vhi.real < BUS_SHORT_V) 
  { 
   main_fault_set(FAULT_CHARGE); 
   //& st_vsi_charging -> st_vsi_fault [style=dotted] 
   NEXT_STATE(vsi_state,st_vsi_fault); 
  } 
 } 
   // end of charge delay without getting to an acceptable voltage 
 if (wd_timer[WD_CHARGE] == 0) 
 { 
 
  main_fault_set(FAULT_CHARGE); 
  //& st_vsi_charging -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
 } 
 //& st_vsi_charging -> st_vsi_charging 
} /* end st_vsi_charging */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state closes the main contactor once the input bus is charged. It then 
waits for the contactor to close properly before continuing on. The soft 




\li 01/06/07 AM - initial creation 
*/ 
//& st_vsi_close_contactor [label="Close Contactor"] 
void st_vsi_close_contactor(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  MAIN_CONTACTOR_ON();  // close main contactor 
  SOFT_CHARGE_RELAY_ON(); 
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  wd_timer[WD_CHARGE] = 500; // msec 
  led_set(LED_CHARGE); 
  puts_COM0("m"); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_close_contactor -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 // end of contactor closing delay 
 if (wd_timer[WD_CHARGE] == 0) 
 { 
  SOFT_CHARGE_RELAY_OFF(); // open soft charge relay 
  //& st_vsi_close_contactor -> st_vsi_stop 
[style=bold,label="Contactor\nClosed"] 
  NEXT_STATE(vsi_state,st_vsi_stop); 
  return; 
 } 
 //& st_vsi_close_contactor -> st_vsi_close_contactor 
} /* end st_vsi_close_contactor */ 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This is the state where the VSI is stopped. There is no switching. In its 
automatic production configuration, the operation waits in this state for 1 
second after the DC bus volts reach the starting value before moving to the 
ramp up state. During the wait, this state checks whether any faults have been 




\li 22/06/05 AM - initial creation 
*/ 




 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_FAST_STOP(); // turn off outputs 
  id_targ_adc = 0; 
  iq_targ_adc = 0; 
  led_set(LED_STOP); 
  puts_COM0("s"); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_stop -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 if (op_mode_vsi != VSI_OL) 
 { 
  if ( (adc.vac_bc.real < VAC_MIN_CLOSE) 
   || (adc.vac_ac.real < VAC_MIN_CLOSE) ) 
  { 
   //& st_vsi_stop -> st_vsi_vin_uv [style=dashed] 
   NEXT_STATE(vsi_state,st_vsi_vin_uv); 
   return; 
  } 
 } 
 // check voltage is above limits AND contactor is reporting as closed 
 if ( (adc.vhi.filt > VSI_VDC_START) && IS_DIGIN1() ) 
 { 
  if (is_vsi_switching != 0) 
  { 
   puts_COM0("1"); 
   // Voltage at stop state to be used to give a better PR 
initialization 
   vrms_stop = (adc.vac_bc.real + adc.vac_ac.real)/2.0; 
   if (op_mode_vsi == VSI_OL) 
   { 
    NEXT_STATE(vsi_state,st_vsi_ramp_ol); 
   } 
   else 
   { 
    //& st_vsi_stop -> st_vsi_start [style=bold] 
    NEXT_STATE(vsi_state,st_vsi_start); 
   } 
  } 
 } 
 // keep target following actual bus voltage 
 vhi.targ_adc = adc.vhi.filt; 
 //& st_vsi_stop -> st_vsi_stop 
} /* end st_vsi_stop */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function starts the VSI switching before initiating the ramp for the 
particular mode of operation. 
 
The resonant integrator variables are initialised so that when the rectifier 
starts switching, the voltage produced matches the input voltage so there is 
no transient current. This also requires that the switching is enabled at the 
A phase zero crossing and that the compare registers have the right values 





\li 28/11/08 AM - initial creation 
\li 09/12/11 DS - modified for NY 5kW ACREC testing 
*/ 
//& st_vsi_start [label="Start Switching"] 
void st_vsi_start(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  led_set(LED_RAMP); 
  puts_COM0("S"); 
 } 
 if (in_sync != 0) 
 { 
  // Initialize the Resonant Controller 
  int1a_init = 0.0; 
  int2a_init = vrms_stop*RES_VAR_SC; 
  int1b_init *= int2a_init*RES_IBINT1_SC; 
  int2b_init *= -0.5*int2a_init; 
  vhi.err_int_sum = 0L; 
 
  if ( (op_mode_vsi == VSI_CV) 
   || (op_mode_vsi == VSI_CI) ) 
  { 
   vhi.targ_adc = adc.vhi.filt; 
   //& st_vsi_start -> st_vsi_ramp_cl 
[style=bold,label="CV/CI"] 
   NEXT_STATE(vsi_state,st_vsi_ramp_cl); 
  } 
  else if (op_mode_vsi == VSI_OL) 
  { 
   id_targ_adc = 0; 
   iq_targ_adc = 0; 
 
   //& st_vsi_start -> st_vsi_ramp_ol 
[style=dashed,label="OL"] 
   NEXT_STATE(vsi_state,st_vsi_ramp_ol); 
  } 




  //& st_vsi_start -> st_vsi_vin_uv [style=dashed] 
  NEXT_STATE(vsi_state,st_vsi_vin_uv); 
  return; 
 } 
} /* end st_vsi_start */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 
This function starts the VSI switching and ramps the target AC current up 
to the reference AC current. This ramp rate is determined by the step size 
STEP_IAC and the calling frequency of this state machine which is assumed to 
be 1msec. 
 
If a fault is detected the next state is the fault state. If the VSI is 
stopped or there is a low of synchronisation then the next state is the Vin 
under voltage state.  Otherwise, once the target reaches the reference, the 




\li 28/09/05 AM - initial creation 
\li 18/11/05 AM - sped up ramp 
*/ 




 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_ENABLE_1PH(); 
  puts_COM0("u"); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_ramp_ol -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 // check for stop signal or loss of ZX sync 
 if ( (is_vsi_switching == 0) 
  || (in_sync == 0) ) 
 { 
  //& st_vsi_ramp_ol -> st_vsi_vin_uv [style=dashed] 
  NEXT_STATE(vsi_state,st_vsi_vin_uv); 
  return; 
 } 
 // check for target reached 
/* else 
 { 
  if ((id_targ_adc >= id_ref_adc)&&(iq_targ_adc >= iq_ref_adc)) 
  { 
   //& st_vsi_ramp_ol -> st_vsi_run [style=dashed] 
   NEXT_STATE(vsi_state,st_vsi_run); 
  } 
  // ramp reference towards target 
  else 
  { 
   if (id_targ_adc < id_ref_adc) 
   { 
 331 
    id_targ_adc += STEP_IAC_ADC; 
   } 
   if (iq_targ_adc < iq_ref_adc) 
   { 
    iq_targ_adc += STEP_IAC_ADC; 
   } 
  } 
 }*/ 
 //& st_vsi_ramp_ol -> st_vsi_ramp_ol 
} /* end st_vsi_ramp_ol */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function ramps the target output voltage from the initial bus voltage up 
to the reference bus voltage in voltage control mode. 
 
This ramp rate is determined by the step size STEP_VHI and the calling 
frequency of this state machine which is assumed to be 1msec. 
 
If a fault is detected the next state is the fault state. If the VSI is 
stopped or there is a low of synchronisation then the next state is the Vin 
under voltage state. Otherwise, once the target reaches the reference, the 




\li 15/02/10 AM - initial creation 
*/ 
//& st_vsi_ramp_cl [label="Closed Loop\nMode Ramp"] 
void st_vsi_ramp_cl(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_ENABLE_1PH(); 
  puts_COM0("cl"); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_ramp_cl -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 // check for stop signal or loss of ZX sync 
 if ( (is_vsi_switching == 0) 
  || (in_sync == 0) ) 
 { 
  //& st_vsi_ramp_cl -> st_vsi_vin_uv [style=dashed] 
  NEXT_STATE(vsi_state,st_vsi_vin_uv); 
  return; 
 } 
 // check for target reached 
 if (op_mode_vsi == VSI_CV) 
 { 
  if ( (vhi.targ_adc > vhi.ref_adc - STEP_VHI_ADC) 
   && (vhi.targ_adc < vhi.ref_adc + STEP_VHI_ADC) ) 
  { 
   vhi.targ_adc = vhi.ref_adc; 
   //& st_vsi_ramp_cl -> st_vsi_run 
[style=bold,label="Target\nReached"] 
   NEXT_STATE(vsi_state,st_vsi_run); 
  } 
  // ramp reference towards target 
  else if (vhi.targ_adc < vhi.ref_adc) 
  { 
   vhi.targ_adc += STEP_VHI_ADC; 
  } 
  else // vhi.targ_adc > vhi.ref_adc 
  { 
   vhi.targ_adc -= STEP_VHI_ADC; 
  } 
 } 
 
 if (op_mode_vsi == VSI_CI) 
  { 
   if ((id_targ_adc >= id_ref_adc)&&(iq_targ_adc >= 
iq_ref_adc)) 
   { 
    //& st_vsi_ramp_ol -> st_vsi_run [style=dashed] 
    NEXT_STATE(vsi_state,st_vsi_run); 
   } 
   // ramp reference towards target 
   else 
   { 
    if (id_targ_adc < id_ref_adc) 
    { 
     id_targ_adc += STEP_IAC_ADC; 
    } 
    if (iq_targ_adc < iq_ref_adc) 
    { 
     iq_targ_adc += STEP_IAC_ADC; 
    } 
   } 
  } 
 //& st_vsi_ramp_cl -> st_vsi_ramp_cl 
} /* end st_vsi_ramp_cl */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
In this state, the VSI is running and following the reference. If the VSI is 
stopped or the DC bus volts drop too low then the next state is the stop 





\li 28/09/05 AM - initial creation 
\li 11/11/09 AM - added test for ramp up after Iac O/C event 
\li 22/12/09 AM = removed Iac O/C event restart 
*/ 




 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  puts_COM0("r "); 
 } 
 
 // check for faults 
 if ((main_fault_get_reported()&FAULT_FATAL) != 0) 
 { 
  //& st_vsi_run -> st_vsi_fault [style=dotted] 
  NEXT_STATE(vsi_state,st_vsi_fault); 
  return; 
 } 
 // check for stop signal or loss of ZX sync 
 if ( (is_vsi_switching == 0) 
  || (in_sync == 0) ) 
 { 
  //& st_vsi_run -> st_vsi_vin_uv [style=dashed] 
 
  NEXT_STATE(vsi_state,st_vsi_vin_uv); 
  return; 
 } 
 if (op_mode_vsi == VSI_CV) 
 { 
  vhi.targ_adc = vhi.ref_adc; 
 } 
 else if ((op_mode_vsi == VSI_OL)||(op_mode_vsi == VSI_CI)) 
 { 
  id_targ_adc = id_ref_adc; 
  iq_targ_adc = iq_ref_adc; 
 } 
 //& st_vsi_run -> st_vsi_run 
} /* end st_vsi_run */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This state is entered when a fault condition has been detected. It is not left 





\li 03/11/05 AM - initial creation 
*/ 
//& st_vsi_fault [color="red",label="Fault State"] 
void st_vsi_fault(void) 
{ 
 if (IS_FIRST_STATE(vsi_state)) 
 { 
  DONE_FIRST_STATE(vsi_state); 
  VSI_FAST_STOP(); // turn off outputs 
  MAIN_CONTACTOR_OFF(); 
  SOFT_CHARGE_RELAY_OFF(); // disconnect from supply 
  led_set(LED_FAULT); 
  puts_COM0("f"); 
 } 
 
 if ((main_fault_get_reported()&FAULT_FATAL) == 0) 
 { 
  //& st_vsi_fault -> st_vsi_vin_uv 
[style=dashed,label="Fault\nCleared"] 
  NEXT_STATE(vsi_state,st_vsi_vin_uv); 
 } 
} /* end st_vsi_fault */ 
 
 








/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function checks for slow faults caused by inputs and outputs exceeding 
thresholds. 
 
For the fuse failure faults: When one of the phases is lost, two of the line 
to line voltages collapse. An overly large difference between the maximum and 
minimum line to line voltages causes a fuse failure fault. The maximum line to 
line voltage is the two good phases while the other one is the bad phase. 
 
Wiring on the Board is 
#- VA to the neutral input, 
#- VB to the A input and 




\li 01/05/08 AM - initial creation 
\li 02/05/08 AM - added Iout trip 
\li 06/05/10 AM - added fuse failure detection 
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*/ 
#define PH_BA  0 
#define PH_CA  1 
#define PH_BC  2 




  vac_min, 
  vac_max, 
  mid_ratio; 
 Uint16 
  max_phase = PH_BA; 
 static Uint16 
  fuse_fail_count = 0; 
 
 // check for input voltage within limits 
 if ( (adc.vac_ac.real > TRIP_VAC_MAX) 
  || (adc.vac_bc.real > TRIP_VAC_MAX) ) 
 { 
  VSI_FAST_STOP(); 
  main_fault_set(FAULT_SW_OVIN); 
 } 
 if ( (adc.vac_ac.real < TRIP_VAC_MIN) 
  || (adc.vac_bc.real < TRIP_VAC_MIN) ) 
 { 
  VSI_FAST_STOP(); 
  main_fault_set(FAULT_SW_UVIN); 
 } 
 // check for loss of input phase 
 vac_min = adc.vac_ac.real; 
 if (adc.vac_bc.real < vac_min) 
  vac_min = adc.vac_bc.real; 
 
 vac_max = adc.vac_ac.real; 
 max_phase = PH_CA; 
 if (adc.vac_bc.real > vac_max) 
 { 
  vac_max = adc.vac_bc.real; 
  max_phase = PH_BC; 
 } 
 
 if ( (vac_max > AC_DIFF_MIN) 
  && (vac_min < AC_DIFF_LIM*vac_max) ) 
 { 
  if (fuse_fail_count < FUSE_FAIL_COUNT_MAX) 
  { 
   fuse_fail_count++; 
  } 
  else 
  { 
   VSI_FAST_STOP(); 
   GrabRun(); 
   switch (max_phase) 
   { 
    case PH_BA: 
     main_fault_set(FAULT_C_PH_FUSE); 
    break; 
    case PH_CA: 
     main_fault_set(FAULT_B_PH_FUSE); 
    break; 
    case PH_BC: 
     main_fault_set(FAULT_A_PH_FUSE); 
    break; 
   } 
  } 
 } 
 else if (fuse_fail_count > 0) 
 { 
  fuse_fail_count--; 
 } 
 if (adc.vhi.real > 50.0) 
 { 
  mid_ratio = adc.vhi_mid.real / adc.vhi.real; 
  if ( (mid_ratio < 0.3) || (mid_ratio > 0.7) ) 
  { 
   main_fault_set(FAULT_VDC_BUS); 
  } 
 } 







/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function initialises the VSI switching and hardware interrupts. It: 
\li Sets the output pins on the DSP to PWM mode 
\li Sets up timer 1 for the PWM carrier 
\li Sets up timer 2 to trigger the ADC conversions 
\li Sets up hardware over current interrupt XINT1 
\li Sets up hardware over Vdc interrupt on XINT2 
\li Maps the interrupt vectors to the appropriate ISRs 
\li Enables the individual interrupts 
\li Starts the timers 




\li 22/06/06 PM - initial creation (derived from k:startup.c) 
\li 23/10/08 AM - enabled deadtime at 3.2us 
\li 01/05/09 AM - reduced dead time to 2.56us 
\li 01/05/09 AM - reduced dead time to 1.92us 
\li 04/05/09 AM - reduced dead time to 1.49us 
 334 
\li 25/05/09 PM - increased dead time to 2.56us after testing failures 










 EvaRegs.GPTCONA.all = 0x0000; 
 EvaRegs.EVAIMRA.all = 0x0000; 
 EvaRegs.EVAIFRA.all = BIT0; 
 EvaRegs.COMCONA.all = 0x0000; 
 EvaRegs.ACTRA.all = 0x0000; 
 
 EvbRegs.GPTCONB.all = 0x0000; 
 EvbRegs.EVBIMRA.all = 0x0000; 
 EvbRegs.EVBIFRA.all = BIT0; 
 EvbRegs.COMCONB.all = 0x0000; 
 EvbRegs.ACTRB.all = 0x0000; 
 
 EvaRegs.T1CON.all = 0x0000; 
 EvaRegs.T2CON.all = 0x0000; 
 EvaRegs.T1CNT = 0x0000; 
 EvaRegs.T2CNT = 0x0000; 
 
 EvbRegs.T3CON.all = 0x0000; 
 EvbRegs.T4CON.all = 0x0000; 
 EvbRegs.T3CNT = 0x0000; 
 EvbRegs.T4CNT = 0x0000; 
 
 EvaRegs.CAPCONA.all = 0x0000; 
 EvaRegs.CAPFIFOA.all = 0x0000; 
 
 EALLOW; 
 GpioMuxRegs.GPBDIR.bit.GPIOB8 = 0; // DIGIO7 is the PSSW gate fault input 
 
 //set up test points. 
 //first set up pins as outputs 
 GpioMuxRegs.GPFDIR.bit.GPIOF6 = 1; //GPIOF6 configured as an output 
 GpioMuxRegs.GPBDIR.bit.GPIOB4 = 1; //GPIOB4 configured as an output 
 //then set up as GPIO 
 GpioMuxRegs.GPFMUX.bit.CANTXA_GPIOF6 = 0; // enable GPIO pin 
 GpioMuxRegs.GPBMUX.bit.PWM11_GPIOB4 = 0; // enable GPIO pin 
 
 // set up VSI outputs 
 GpioMuxRegs.GPAMUX.bit.PWM1_GPIOA0 = 1; // enable PWM1 pin - 
Phase A 
 GpioMuxRegs.GPAMUX.bit.PWM2_GPIOA1 = 1; // enable PWM2 pin - 
Phase A 
 GpioMuxRegs.GPAMUX.bit.CAP1Q1_GPIOA8 = 1; // enable CAP1 pin 
 GpioMuxRegs.GPDQUAL.bit.QUALPRD = 6; // 500ns qualification period 
 GpioMuxRegs.GPBMUX.bit.PWM7_GPIOB0 = 1; // enable PWM7 pin - 
Phase C 
 GpioMuxRegs.GPBMUX.bit.PWM8_GPIOB1 = 1; // enable PWM8 pin - 
Phase C 
 GpioMuxRegs.GPBMUX.bit.PWM9_GPIOB2 = 1; // enable PWM9 pin 
 GpioMuxRegs.GPBMUX.bit.PWM10_GPIOB3 = 1; // enable PWM10 pin 
 EDIS; 
 
 // Timer 1 produces the PWM carrier for the active rectifier 
 EvaRegs.T1PR = PERIOD; 
 // Timer 2 produces the ADC trigger 
 EvaRegs.T2PR = PERIOD - 1; 
 // Timer 3 produces the PWM carrier for the dc-dc converter 
 EvbRegs.T3PR = PERIOD; 
 
 // Reset CMPRx 
 EvaRegs.CMPR1 = PERIOD_2;   // 50% duty cycle for VSI 
 EvbRegs.CMPR4 = PERIOD_2; 
 EvbRegs.CMPR5 = PERIOD_2; 
 
 /* DBT  DBTPS  time 
  9  2   0.24 
  9  3   0.48 
  9  4   0.96 
  7  5   1.49 
  9  5   1.92 
  12  3   0.64 
  12  5   2.56 
  15  5   3.2 
  deadtime = 2^DBTPS * DBT / clock freq (150M) 
 */ 
 // Deadband Phase A and B 
 EvaRegs.DBTCONA.bit.DBT = 12; 
 EvaRegs.DBTCONA.bit.DBTPS = 5; 
 EvaRegs.DBTCONA.bit.EDBT1 = 1; 
 
 // Deadband Phase C 
 EvbRegs.DBTCONB.bit.DBT = 12; 
 EvbRegs.DBTCONB.bit.DBTPS = 5; 
 EvbRegs.DBTCONB.bit.EDBT1 = 1; 
 EvbRegs.DBTCONB.bit.EDBT2 = 1; 
 
 
 // Setup and load GPTCONA 
 EvaRegs.GPTCONA.bit.T2TOADC = 1; // underflow int flag starts ADC 
  EvaRegs.GPTCONA.bit.TCMPOE = 1;  // Timer 1&2 compare output 
enable 
 
 // Setup and load COMCONA 
 EvaRegs.COMCONA.bit.ACTRLD = 2;  // reload ACTR on immediately 
 EvaRegs.COMCONA.bit.SVENABLE = 0; // disable space vector PWM 
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 EvaRegs.COMCONA.bit.CLD = 1;  // reload on underflow or 
period match 
 EvaRegs.COMCONA.bit.FCOMPOE = 1; // full compare enable 
 EvaRegs.COMCONA.bit.CENABLE = 1; // enable compare operation 
 
 // Setup and load COMCONB 
 EvbRegs.COMCONB.bit.ACTRLD = 2;  // reload ACTR immediately 
 EvbRegs.COMCONB.bit.SVENABLE = 0; // disable space vector PWM 
 EvbRegs.COMCONB.bit.CLD = 1;  // reload on underflow or 
period match 
 EvbRegs.COMCONB.bit.FCOMPOE = 1; // full compare enable 
 EvbRegs.COMCONB.bit.CENABLE = 1; // enable compare operation 
 
 // Capture 1 gets Timer 2 on rising edge 
 EvaRegs.CAPCONA.bit.CAPRES = 1;  // Release from reset 
 EvaRegs.CAPCONA.bit.CAP1EDGE = 1;  // Rising edge on capture 1 
 EvaRegs.CAPCONA.bit.CAP12EN = 1; // Enable captures 1 and 2 
 EvaRegs.CAPCONA.bit.CAP12TSEL = 0; // Based on Timer 2 
 
 EvaRegs.EVAIMRA.all = 0;   // disable all interrupts 
 EvaRegs.EVAIMRA.bit.PDPINTA = 1; // enable interrupt on pdpinta 
 EvaRegs.EVAIFRA.bit.PDPINTA = 1; // clear interrupt flag 
 EvbRegs.EVBIMRA.bit.PDPINTB = 1; // enable interrupt on pdpintb 
 EvbRegs.EVBIFRA.bit.PDPINTB = 1; // clear interrupt flag 
 
// Configure XINT1 for rising edge triggered interrupt (over current) 
 XIntruptRegs.XINT1CR.bit.POLARITY = 1; 
 XIntruptRegs.XINT1CR.bit.ENABLE = 1; 
 
// Configure XINT2 for rising edge triggered interrupt (Vdc over voltage) 
 XIntruptRegs.XINT2CR.bit.POLARITY = 1; 
 XIntruptRegs.XINT2CR.bit.ENABLE = 1; 
 
// Map interrupt vectors to ISR functions 
 EALLOW; 
 PieVectTable.PDPINTA = &isr_pdpint; 
 PieVectTable.PDPINTB = &isr_pdpint; 
 PieVectTable.ADCINT = &isr_pwm; 
 PieVectTable.XINT1 = &isr_over_current; 
 PieVectTable.XINT2 = &isr_over_voltage; 
 EDIS; 
 
// Enable PDPINTA in PIE: Group 1 interrupt 1 
 PieCtrlRegs.PIEIER1.bit.INTx1 = 1; 
// Enable PDPINTB in PIE: Group 1 interrupt 2 
 PieCtrlRegs.PIEIER1.bit.INTx2 = 1; 
// Enable XINT1 in PIE: Group 1 interrupt 4 
 PieCtrlRegs.PIEIER1.bit.INTx4 = 1; 
// Enable XINT2 in PIE: Group 1 interrupt 5 
 PieCtrlRegs.PIEIER1.bit.INTx5 = 1; 
// Enable ADC interrupt in PIE: Group 1 interrupt 6 
 PieCtrlRegs.PIEIER1.bit.INTx6 = 1; 
 




 AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; // clear interrupt flag 
 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;   // Acknowledge interrupt to PIE 
 
 /* Setup and load T3CON to start operation */ 
 EvbRegs.T3CON.bit.TMODE = 1;  // continuous up/down count 
mode 
 EvbRegs.T3CON.bit.TPS = 0;   // input clock 
prescaler 
 EvbRegs.T3CON.bit.TECMPR = 1;  // enable time compare 
 EvbRegs.T3CNT = 0x0001;    // preload to sync 
with timer 1 
 
 /* Setup and load T2CON to start with timer 1 */ 
 EvaRegs.T2CON.bit.TMODE = 2;  // continuous up count mode 
 EvaRegs.T2CON.bit.TPS = 0;   // input clock 
prescaler 
 EvaRegs.T2CON.bit.T2SWT1 = 1;  // enable timer from timer 1 
enable 
 
 /* Setup and load T1CON to start operation */ 
 EvaRegs.T1CON.bit.TMODE = 1;  // continuous up/down count 
mode 
 EvaRegs.T1CON.bit.TPS = 0;   // input clock 
prescaler 
 EvaRegs.T1CON.bit.TECMPR = 1;  // enable time compare 
 EvaRegs.T1CON.bit.TENABLE = 1;  // enable timer 
 
 // enable timer 3 as close as possible to timer 1 
 EvbRegs.T3CON.bit.TENABLE = 1;  // enable timer3 
 
 ENABLE_GATES(); 
} /* end pwm_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This functions initialises the ADC unit to: 
\li Trigger a conversion sequence from timer 2 underflow 
\li Convert the appropriate ADC channels 
 
Result registers as follows: 
- E13 VSI Board Structure 
\li ADCRESULT0 = ADCINA0 iac_a 
\li ADCRESULT1 = ADCINB0 unused 
\li ADCRESULT2 = ADCINA1 iac_b 
\li ADCRESULT3 = ADCINB1 vac_bc 
\li ADCRESULT4 = ADCINA2 i_dg 
\li ADCRESULT5 = ADCINB2 vac_ac 
\li ADCRESULT6 = ADCINA3 unused 
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\li ADCRESULT7 = ADCINB3 vhi_mid 
\li ADCRESULT8 = ADCINA4 unused 
\li ADCRESULT9 = ADCINB4 vhi 
\li ADCRESULT10 = ADCINA5 unused 
\li ADCRESULT11 = ADCINB5 unused 
\li ADCRESULT12 = ADCINA6 yHA 
\li ADCRESULT13 = ADCINB6 yHB 
\li ADCRESULT14 = ADCINA7 yLA 





\li 22/06/05 AM - initial creation (derived from k:startup.c) 
\li 22/06/06 PM - modified for multiple sampling of channels 
\li 02/02/10 PM - No modification required for 30kW V2 battery charger 
\li 17/03/11 PM - Modified to suit the 5kW Active Rectifier 




 AdcRegs.ADCMAXCONV.all = 0x0007;  // Setup 8 conv's on SEQ1, SEQ2 
 AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0; // Setup ADCINA/B0 as 1st conv. 
 AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1; // Setup ADCINA/B1 as 2nd conv. 
 AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2; // Setup ADCINA/B2 as 3rd conv. 
 AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3; // Setup ADCINA/B3 as 4th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV04 = 0x4; // Setup ADCINA/B4 as 5th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV05 = 0x5; // Setup ADCINA/B5 as 6th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV06 = 0x6; // Setup ADCINA/B6 as 7th conv. 
 AdcRegs.ADCCHSELSEQ2.bit.CONV07 = 0x7; // Setup ADCINA/B7 as 8th conv. 
 AdcRegs.ADCTRL1.bit.ACQ_PS = 1;   // lengthen acq window 
size 
 AdcRegs.ADCTRL1.bit.SEQ_CASC = 1;  // cascaded sequencer mode 
 AdcRegs.ADCTRL2.bit.EVA_SOC_SEQ1 = 1; // EV manager start 
 AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // enable interrupt 
 AdcRegs.ADCTRL2.bit.INT_MOD_SEQ1 = 0; // int at end of every SEQ1 
 AdcRegs.ADCTRL3.bit.SMODE_SEL = 1; // simultaneous sampling mode 
 AdcRegs.ADCTRL3.bit.ADCCLKPS = 0x04; // ADCLK = HSPCLK/8 (9.375MHz) 
} /* end adc_init */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
 









//  str[60]; 
 double 
  yHA = 0.0, 
  yLA, 
  yHB, 
  yLB; 
 
 yHA = (double)adc.yHA.dc_sum_bak/(double)ADC_COUNT_CAL; 
 yLA = (double)adc.yLA.dc_sum_bak/(double)ADC_COUNT_CAL; 
 yHB = (double)adc.yHB.dc_sum_bak/(double)ADC_COUNT_CAL; 
 yLB = (double)adc.yLB.dc_sum_bak/(double)ADC_COUNT_CAL; 
 
 cal_gain_A = (xH - xL)/(yHA - yLA); 
 cal_offset_a = yLA * cal_gain_A - xL; 
 
 cal_gain_B = (xH - xL)/(yHB - yLB); 
 cal_offset_b = yLB * cal_gain_B - xL; 
 
 // sanity check on gains 
 if (   ( (cal_gain_A > 0.95) && (cal_gain_A < 1.05) ) 
  && ( (cal_gain_B > 0.95) && (cal_gain_B < 1.05) ) 
  && ( (cal_offset_a > -80.0) && (cal_offset_a < 80.0) ) 
  && ( (cal_offset_b > -80.0) && (cal_offset_b < 80.0) ) ) 
 { 
  cal_gainA = (int16)(cal_gain_A*(double)(1<<14)); 
  cal_gainB = (int16)(cal_gain_B*(double)(1<<14)); 
  cal_offsetA = (int16)cal_offset_a; 
  cal_offsetB = (int16)cal_offset_b; 
 } 
// sprintf(str,"cal:gA=%.3f,oA=%5.1f, gB=%.3f,oB=%5.1f\n",cal_gain_A, 
//     cal_offset_a,cal_gain_B,cal_offset_b); 
// puts_COM0(str); 
} /* end adc_calibrate */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called every ~20ms to perform the RMS calculations and scale 
the analog quantities to Amps for use in the background. 
 
While the calibration is not complete, the dc offset in the AC current is 
passed through a decaying average filter. This is converted to an offset in 





\li 11/01/07 AM - initial creation 
\li 15/02/10 AM - added calibration for Iac dc offsets 
*/ 




 static double 
  iac_a_dc = 0.0,   ///< iac_a DC offset in ADC counts 
  iac_b_dc = 0.0,   ///< iac_b DC offset in ADC counts 
  i_dg_dc  = 0.0; 
 static Uint16 
  cal_counter = 0; 
 double 
  val, 
  ia_dc, 
  ib_dc, 
  idg_dc, 
  vac_adc, 
  vbc_adc; 
 
 // calculate Iac RMS quantity 
 ia_dc = (double)adc.iac_a.dc_sum_bak/(double)adc.count_rms_bak; 
 val = (double)adc.iac_a.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
     / (double)adc.count_rms_bak - 
ia_dc*ia_dc; 
 if (val < 0.0) 
  val = 0.0; 
 adc.iac_a.real = ADC_IPH_SC * sqrt(val); 
 
 ib_dc = (double)adc.iac_b.dc_sum_bak/(double)adc.count_rms_bak; 
 val = (double)adc.iac_b.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
     / (double)adc.count_rms_bak - 
ib_dc*ib_dc; 
 if (val < 0.0) 
  val = 0.0; 
 adc.iac_b.real = ADC_IPH_SC * sqrt(val); 
  
 idg_dc = (double)adc.i_dg.dc_sum_bak/(double)adc.count_rms_bak; 
 val = (double)adc.i_dg.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
     / (double)adc.count_rms_bak - 
idg_dc*idg_dc; 
 if (val < 0.0) 
  val = 0.0; 
 adc.i_dg.real = ADC_IPH_SC * sqrt(val); 
 
 // calculate Vac RMS quantity 
 val = (double)adc.vac_ac.dc_sum_bak/(double)adc.count_rms_bak; 
 val = (double)adc.vac_ac.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
     / (double)adc.count_rms_bak - val*val; 
 if (val < 0.0) 
  val = 0.0; 
 vac_adc = sqrt(val); 
 adc.vac_ac.real = ADC_VAC_SC * vac_adc; 
 
 val = (double)adc.vac_bc.dc_sum_bak/(double)adc.count_rms_bak; 
 val = (double)adc.vac_bc.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
     / (double)adc.count_rms_bak - val*val; 
 if (val < 0.0) val = 0.0; 
 vbc_adc = sqrt(val); 
 adc.vac_bc.real = ADC_VAC_SC * vbc_adc; 
 
 val = (double)adc.vac_ab.dc_sum_bak/(double)adc.count_rms_bak; 
 val = (double)adc.vac_ab.rms_sum_bak*(double)(1<<ADC_RMS_PS) 
     / (double)adc.count_rms_bak - val*val; 
 if (val < 0.0) 
  val = 0.0; 
 adc.vac_ab.real = ADC_VAC_SC * sqrt(val); 
 
 // calculate real power quantity by averaging sum 
 val = (double)(1<<ADC_RMS_PS) * (double)adc.p_total.rms_sum_bak 
    / (double)adc.count_rms_bak; 
 adc.p_total.real = ADC_VAC_SC * ADC_IPH_SC * val; 
 
 // calculate reactive power quantity by averaging sum 
 val = (double)(1<<ADC_RMS_PS) * (double)adc.q_total.rms_sum_bak 
    / (double)adc.count_rms_bak; 
 adc.q_total.real = (ADC_VAC_SC * ADC_IPH_SC * val)/__SQRT3; 
 
 // apparent power - May need to put in a sign change for the vac_ac 
calculation 
 adc.p_va = adc.vac_ac.real * adc.iac_a.real 
     + adc.vac_bc.real * adc.iac_b.real; 
 if (adc.p_va < 0.0) 
  adc.p_va = -adc.p_va; 
 
 if (cal_mode == CAL_INIT) 
 { 
  adc.iac_a_dc = 0; 
  adc.iac_b_dc = 0; 
  adc.i_dg_dc  = 0; 
  
  iac_a_dc = 0.0; 
  iac_b_dc = 0.0; 
  idg_dc  = 0.0; 
  cal_counter = 0; 
  cal_mode = CAL_AVG; 
 } 
 else if (cal_mode == CAL_AVG) 
 { 
  iac_a_dc = (1.0-IAC_DC_AVG)*iac_a_dc + IAC_DC_AVG*ia_dc; 
  iac_b_dc = (1.0-IAC_DC_AVG)*iac_b_dc + IAC_DC_AVG*ib_dc; 
  i_dg_dc  = (1.0-IAC_DC_AVG)*i_dg_dc + IAC_DC_AVG*idg_dc; 
   
  cal_counter++; 
  if (cal_counter >= 150) 
  { 
   adc.iac_a_dc = (int16)(iac_a_dc + 0.5); 
   adc.iac_b_dc = (int16)(iac_b_dc + 0.5); 
   adc.i_dg_dc  = (int16)(i_dg_dc + 0.5); 
   cal_mode = CAL_DONE; 
  } 
 } 
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} /* end adc_scale_rms */ 
 
 
/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */ 
/** 
This function is called every 200ms to perform the RMS calculations on the 
input AC voltage signals and average the DC signals. The analog quantities are 








 // calculate filtered DC values 
 adc.vhi.real = ADC_VDC_SC * (double)adc.vhi.dc_sum_bak 
     / (double)COUNT_DC_IN; 
 adc.vhi_mid.real = ADC_VDC_SC * (double)adc.vhi_mid.dc_sum_bak 
     / (double)COUNT_DC_IN; 
 
} /* end adc_scale_slow */ 
 
// end vsi.c 
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